Skip to content

[SYCL] [L0 PI] Added an assert when GlobalWorkOffset!=0 #2593

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 1 commit into from
Oct 6, 2020

Conversation

glyons-intel
Copy link
Contributor

GlobalWorkOffset is not currently supported in Level Zero.
Now the function will assert if someone tries to use it.

Signed-off-by: Gail Lyons [email protected]

…obalWorkOffset!=0

GlobalWorkOffset is not currently supported in Level Zero.
Now the function will assert if someone tries to use it.

Signed-off-by: Gail Lyons <[email protected]>
@glyons-intel glyons-intel requested a review from a team as a code owner October 5, 2020 18:38
@bader bader merged commit 6f9e9a7 into intel:sycl Oct 6, 2020
alexbatashev pushed a commit to alexbatashev/llvm that referenced this pull request Oct 7, 2020
* sycl:
  [SYCL] Fix test failure due to size discrepancy in 32 and 64 bit environment (intel#2594)
  [BuildBot] Linux GPU driver uplift to 20.39.17972 (intel#2600)
  [SYCL][NFC] Remove cyclic dependency in headers (intel#2601)
  [SYCL][Doc] Fix Sphinx docs index (intel#2599)
  [SYCL][PI][L0] Add an assert to piEnqueueKernelLaunch() when the GlobalWorkOffset!=0 (intel#2593)
  [SYCL][Driver] Turn on -spirv-allow-extra-diexpressions option (intel#2578)
  [SYCL] Serialize queue related PI API in the Level-Zero plugin (intel#2588)
  Added missing math APIs for devicelib. (intel#2558)
  [SYCL][DOC] Fix path to FPGA device selector (intel#2563)
  [SYCL][CUDA] Add basic sub-group functionality (intel#2587)
  [SYCL] Add specialization constant feature design doc. (intel#2572)
  [SYCL] Expand release lit test to CPU and ACC (intel#2589)
  [SYCL] Add clang support for FPGA kernel attribute scheduler_target_fmax_mhz (intel#2511)
  [SYCL][ESIMD] Fixed compiler crash in LowerESIMDVecArg pass (intel#2556)
@glyons-intel glyons-intel deleted the glyons/global-offset branch January 28, 2021 21:32
jsji pushed a commit that referenced this pull request Jun 27, 2024
Update a test after llvm-project commit d10b765 ("[ConstantFold]
Remove notional over-indexing fold (#93697)", 2024-05-30).

Original commit:
KhronosGroup/SPIRV-LLVM-Translator@935848c97506a46
kbenzie pushed a commit to kbenzie/intel-llvm that referenced this pull request Feb 17, 2025
Ensure all files are clang formatted
Chenyang-L pushed a commit that referenced this pull request Feb 18, 2025
Ensure all files are clang formatted
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

3 participants