Skip to content

Turn on -spirv-allow-extra-diexpressions option #2578

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 2 commits into from
Oct 6, 2020

Conversation

AlexeySotkin
Copy link
Contributor

This option prevents crash in SPIRV translator if input IR contains DIExpression
operations which don't have mapping to OpenCL.DebugInfo.100 spec.

Signed-off-by: Alexey Sotkin [email protected]

This option prevents crash in SPIRV translator if input IR contains DIExpression
operations which don't have mapping to OpenCL.DebugInfo.100 spec.

Signed-off-by: Alexey Sotkin <[email protected]>
@cperkinsintel cperkinsintel self-requested a review October 2, 2020 17:59
Signed-off-by: Alexey Sotkin <[email protected]>
Copy link
Contributor

@AGindinson AGindinson left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

LGTM, thanks!

@bader bader merged commit 317974a into intel:sycl Oct 6, 2020
alexbatashev pushed a commit to alexbatashev/llvm that referenced this pull request Oct 7, 2020
* sycl:
  [SYCL] Fix test failure due to size discrepancy in 32 and 64 bit environment (intel#2594)
  [BuildBot] Linux GPU driver uplift to 20.39.17972 (intel#2600)
  [SYCL][NFC] Remove cyclic dependency in headers (intel#2601)
  [SYCL][Doc] Fix Sphinx docs index (intel#2599)
  [SYCL][PI][L0] Add an assert to piEnqueueKernelLaunch() when the GlobalWorkOffset!=0 (intel#2593)
  [SYCL][Driver] Turn on -spirv-allow-extra-diexpressions option (intel#2578)
  [SYCL] Serialize queue related PI API in the Level-Zero plugin (intel#2588)
  Added missing math APIs for devicelib. (intel#2558)
  [SYCL][DOC] Fix path to FPGA device selector (intel#2563)
  [SYCL][CUDA] Add basic sub-group functionality (intel#2587)
  [SYCL] Add specialization constant feature design doc. (intel#2572)
  [SYCL] Expand release lit test to CPU and ACC (intel#2589)
  [SYCL] Add clang support for FPGA kernel attribute scheduler_target_fmax_mhz (intel#2511)
  [SYCL][ESIMD] Fixed compiler crash in LowerESIMDVecArg pass (intel#2556)
kbenzie added a commit to kbenzie/intel-llvm that referenced this pull request Feb 17, 2025
…nting

Remove command-buffer command handle ref counting
Chenyang-L pushed a commit that referenced this pull request Feb 18, 2025
Remove command-buffer command handle ref counting
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

4 participants