Skip to content

Conversation

arsenm
Copy link
Contributor

@arsenm arsenm commented Nov 26, 2024

OPSEL[0] determines low/high 16 bits of src0 to read.

Co-authored-by: Pravin Jagtap [email protected]

This was referenced Nov 26, 2024
Copy link
Contributor Author

arsenm commented Nov 27, 2024

Merge activity

  • Nov 26, 7:08 PM EST: A user started a stack merge that includes this pull request via Graphite.
  • Nov 26, 7:10 PM EST: Graphite rebased this pull request as part of a merge.
  • Nov 26, 7:12 PM EST: A user merged this pull request with Graphite.

…} for gfx950

OPSEL[0] determines low/high 16 bits of src0 to read.

Co-authored-by: Pravin Jagtap <[email protected]>
@arsenm arsenm force-pushed the users/arsenm/gfx950/codegen-v_cvt_scalef32_pk_f32_f8_bf8 branch from ba67e2e to df89015 Compare November 27, 2024 00:10
@arsenm arsenm merged commit 62584f3 into main Nov 27, 2024
5 of 7 checks passed
@arsenm arsenm deleted the users/arsenm/gfx950/codegen-v_cvt_scalef32_pk_f32_f8_bf8 branch November 27, 2024 00:12
searlmc1 pushed a commit to ROCm/llvm-project that referenced this pull request Feb 3, 2025
…} for gfx950 (llvm#117741)

OPSEL[0] determines low/high 16 bits of src0 to read.

Co-authored-by: Pravin Jagtap <[email protected]>
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
backend:AMDGPU clang:frontend Language frontend issues, e.g. anything involving "Sema" clang Clang issues not falling into any other category llvm:ir
Projects
None yet
Development

Successfully merging this pull request may close these issues.

3 participants