Skip to content

[mlir][IR] Add Block::isReachable helper function #114928

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 3 commits into from
Nov 13, 2024
Merged
Show file tree
Hide file tree
Changes from all commits
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
15 changes: 15 additions & 0 deletions mlir/include/mlir/IR/Block.h
Original file line number Diff line number Diff line change
Expand Up @@ -16,6 +16,8 @@
#include "mlir/IR/BlockSupport.h"
#include "mlir/IR/Visitors.h"

#include "llvm/ADT/SmallPtrSet.h"

namespace llvm {
class BitVector;
class raw_ostream;
Expand Down Expand Up @@ -264,6 +266,19 @@ class alignas(8) Block : public IRObjectWithUseList<BlockOperand>,
succ_iterator succ_end() { return getSuccessors().end(); }
SuccessorRange getSuccessors() { return SuccessorRange(this); }

/// Return "true" if there is a path from this block to the given block
/// (according to the successors relationship). Both blocks must be in the
/// same region. Paths that contain a block from `except` do not count.
/// This function returns "false" if `other` is in `except`.
///
/// Note: This function performs a block graph traversal and its complexity
/// linear in the number of blocks in the parent region.
///
/// Note: Reachability is a necessary but insufficient condition for
/// dominance. Do not use this function in places where you need to check for
/// dominance.
bool isReachable(Block *other, SmallPtrSet<Block *, 16> &&except = {});

//===--------------------------------------------------------------------===//
// Walkers
//===--------------------------------------------------------------------===//
Expand Down
23 changes: 2 additions & 21 deletions mlir/lib/Dialect/Bufferization/Transforms/OneShotAnalysis.cpp
Original file line number Diff line number Diff line change
Expand Up @@ -273,25 +273,6 @@ static bool happensBefore(Operation *a, Operation *b,
return false;
}

static bool isReachable(Block *from, Block *to, ArrayRef<Block *> except) {
DenseSet<Block *> visited;
SmallVector<Block *> worklist;
for (Block *succ : from->getSuccessors())
worklist.push_back(succ);
while (!worklist.empty()) {
Block *next = worklist.pop_back_val();
if (llvm::is_contained(except, next))
continue;
if (next == to)
return true;
if (!visited.insert(next).second)
continue;
for (Block *succ : next->getSuccessors())
worklist.push_back(succ);
}
return false;
}

/// Return `true` if op dominance can be used to rule out a read-after-write
/// conflicts based on the ordering of ops. Returns `false` if op dominance
/// cannot be used to due region-based loops.
Expand Down Expand Up @@ -427,8 +408,8 @@ static bool canUseOpDominanceDueToBlocks(OpOperand *uRead, OpOperand *uWrite,
Block *writeBlock = uWrite->getOwner()->getBlock();
for (Value def : definitions) {
Block *defBlock = def.getParentBlock();
if (isReachable(readBlock, writeBlock, {defBlock}) &&
isReachable(writeBlock, readBlock, {defBlock}))
if (readBlock->isReachable(writeBlock, {defBlock}) &&
writeBlock->isReachable(readBlock, {defBlock}))
return false;
}

Expand Down
Original file line number Diff line number Diff line change
Expand Up @@ -73,20 +73,7 @@ bool TransferOptimization::isReachable(Operation *start, Operation *dest) {
// Simple case where the start op dominate the destination.
if (dominators.dominates(start, dest))
return true;
Block *startBlock = start->getBlock();
Block *destBlock = dest->getBlock();
SmallVector<Block *, 32> worklist(startBlock->succ_begin(),
startBlock->succ_end());
SmallPtrSet<Block *, 32> visited;
while (!worklist.empty()) {
Block *bb = worklist.pop_back_val();
if (!visited.insert(bb).second)
continue;
if (dominators.dominates(bb, destBlock))
return true;
worklist.append(bb->succ_begin(), bb->succ_end());
}
return false;
return start->getBlock()->isReachable(dest->getBlock());
}

/// For transfer_write to overwrite fully another transfer_write must:
Expand Down
25 changes: 24 additions & 1 deletion mlir/lib/IR/Block.cpp
Original file line number Diff line number Diff line change
Expand Up @@ -7,9 +7,12 @@
//===----------------------------------------------------------------------===//

#include "mlir/IR/Block.h"

#include "mlir/IR/Builders.h"
#include "mlir/IR/Operation.h"
#include "llvm/ADT/BitVector.h"
#include "llvm/ADT/SmallPtrSet.h"

using namespace mlir;

//===----------------------------------------------------------------------===//
Expand Down Expand Up @@ -331,7 +334,7 @@ unsigned PredecessorIterator::getSuccessorIndex() const {
}

//===----------------------------------------------------------------------===//
// SuccessorRange
// Successors
//===----------------------------------------------------------------------===//

SuccessorRange::SuccessorRange() : SuccessorRange(nullptr, 0) {}
Expand All @@ -349,6 +352,26 @@ SuccessorRange::SuccessorRange(Operation *term) : SuccessorRange() {
base = term->getBlockOperands().data();
}

bool Block::isReachable(Block *other, SmallPtrSet<Block *, 16> &&except) {
assert(getParent() == other->getParent() && "expected same region");
if (except.contains(other)) {
// Fast path: If `other` is in the `except` set, there can be no path from
// "this" to `other` (that does not pass through an excluded block).
return false;
}
SmallVector<Block *> worklist(succ_begin(), succ_end());
while (!worklist.empty()) {
Block *next = worklist.pop_back_val();
if (next == other)
return true;
// Note: `except` keeps track of already visited blocks.
if (!except.insert(next).second)
continue;
worklist.append(next->succ_begin(), next->succ_end());
}
return false;
}

//===----------------------------------------------------------------------===//
// BlockRange
//===----------------------------------------------------------------------===//
Expand Down
Loading