Skip to content

[Mips] Add test for AND optimization #102278

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 1 commit into from
Aug 7, 2024
Merged

[Mips] Add test for AND optimization #102278

Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
28 changes: 28 additions & 0 deletions llvm/test/CodeGen/Mips/llvm-ir/and-srl.ll
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -0,0 +1,28 @@
; RUN: llc < %s -mtriple=mips64el-unknown-linux-gnu -mcpu=mips64 | FileCheck %s \
; RUN: -check-prefix=MIPS4
; RUN: llc < %s -mtriple=mips64el-unknown-linux-gnu -mcpu=mips64r2 | FileCheck %s \
; RUN: -check-prefix=MIPS64R2

define i64 @foo(i64 noundef %a) {
; MIPS4-LABEL: foo:
; MIPS4: # %bb.0: # %entry
; MIPS4-NEXT: sll $1, $4, 0
; MIPS4-NEXT: srl $1, $1, 2
; MIPS4-NEXT: andi $1, $1, 7
; MIPS4-NEXT: daddiu $2, $zero, 1
; MIPS4-NEXT: jr $ra
; MIPS4-NEXT: dsllv $2, $2, $1
;
; MIPS64R2-LABEL: foo:
; MIPS64R2: # %bb.0: # %entry
; MIPS64R2-NEXT: sll $1, $4, 0
; MIPS64R2-NEXT: ext $1, $1, 2, 3
; MIPS64R2-NEXT: daddiu $2, $zero, 1
; MIPS64R2-NEXT: jr $ra
; MIPS64R2-NEXT: dsllv $2, $2, $1
entry:
%div1 = lshr i64 %a, 2
%and = and i64 %div1, 7
%shl = shl nuw nsw i64 1, %and
ret i64 %shl
}
Loading