Skip to content

Conversation

vargavik
Copy link

If the data is aligned but the miso transmission byte length cannot be divided by 4 the following line caused memory corruption for last incomplete 4 byte chunk of trans->mosi array:
trans->miso[y] = SPI[host]->data_buf[y];

Operator precedence problem with the trans->bits.mosi / 8 + (trans->bits.mosi % 8) ? 1 : 0 fixed to trans->bits.mosi / 8 + ((trans->bits.mosi % 8) ? 1 : 0) also fixed.

@github-actions github-actions bot changed the title Fix for #723, SPI communication problem described in "Improve SPI interface (GIT8266O-397)" Fix for #723, SPI communication problem described in "Improve SPI interface (GIT8266O-397)" (GIT8266O-706) Aug 27, 2021
@CLAassistant
Copy link

CLAassistant commented Jun 29, 2024

CLA assistant check
All committers have signed the CLA.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants