Skip to content

bump CBMC dependency #890

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 1 commit into from
Dec 20, 2024
Merged
Show file tree
Hide file tree
Changes from all commits
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
1 change: 1 addition & 0 deletions CHANGELOG
Original file line number Diff line number Diff line change
@@ -1,5 +1,6 @@
# EBMC 5.5

* Verilog: bugfix for $onehot0
* Verilog: fix for primitive gates with more than two inputs

# EBMC 5.4
Expand Down
2 changes: 1 addition & 1 deletion lib/cbmc
4 changes: 2 additions & 2 deletions regression/verilog/SVA/system_verilog_assertion3.desc
Original file line number Diff line number Diff line change
@@ -1,6 +1,6 @@
CORE broken-smt-backend
CORE
system_verilog_assertion3.sv
--module main --bound 1
--module main --bound 0
^EXIT=0$
^SIGNAL=0$
--
Expand Down
7 changes: 4 additions & 3 deletions regression/verilog/SVA/system_verilog_assertion3.sv
Original file line number Diff line number Diff line change
Expand Up @@ -3,8 +3,9 @@ module main();
assert final ($onehot('b0001000));
assert final (!$onehot('b0101000));
assert final (!$onehot('b00000));
assert final ($onehot0('b00000));
assert final ($onehot0('b000100));
assert final (!$onehot0('b010100));
assert final (!$onehot0(6'b00000));
assert final (!$onehot0(6'b000100));
assert final (!$onehot0(6'b010100));
assert final ($onehot0(6'b111101));

endmodule
Loading