Skip to content

Verilog: {} and {{}} do not need parentheses #671

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 1 commit into from
Sep 6, 2024

Verilog: {} and {{}} do not need parentheses

ae8584b
Select commit
Loading
Failed to load commit list.
Merged

Verilog: {} and {{}} do not need parentheses #671

Verilog: {} and {{}} do not need parentheses
ae8584b
Select commit
Loading
Failed to load commit list.

Select a check to view from the sidebar