Skip to content

Verilog: implement bit-vector to struct conversion #574

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom
Merged
merged 1 commit into from
Jun 24, 2024
Merged

Verilog: implement bit-vector to struct conversion #574

merged 1 commit into from
Jun 24, 2024

Conversation

kroening
Copy link
Member

@kroening kroening commented Jun 23, 2024 •
edited
Loading

SystemVerilog allows converting bit-vectors to packed structs and vice versa.

@kroening kroening force-pushed the bv-to-struct-conversion branch from fcc2de1 to ef7f8c6 Compare June 23, 2024 00:31
@kroening kroening marked this pull request as ready for review June 23, 2024 00:33
@kroening kroening force-pushed the bv-to-struct-conversion branch 4 times, most recently from 006011e to 2370167 Compare June 23, 2024 20:34
@kroening
Verilog: implement bit-vector to struct conversion
0cef873 
SystemVerilog allows converting bit-vectors to packed structs and vice versa.
@kroening kroening force-pushed the bv-to-struct-conversion branch from 2370167 to 0cef873 Compare June 23, 2024 20:37
@tautschnig tautschnig merged commit 07b13f0 into main Jun 24, 2024
6 checks passed
@tautschnig tautschnig deleted the bv-to-struct-conversion branch June 24, 2024 10:09
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Reviewers

@tautschnig tautschnig tautschnig approved these changes

Assignees
No one assigned
Labels
Verilog
Projects
None yet
Milestone
No milestone
Development

Successfully merging this pull request may close these issues.
2 participants
@kroening @tautschnig