Skip to content

Conversation

@LBFFilho
Copy link
Contributor

@LBFFilho LBFFilho commented Aug 7, 2025

On intel projects, the s0,s1 connections were inverted before this commit. s1 is intended for the FIFO mode commands and data, and s0 is intended for the Offload mode ones. This inversion meant that when Offload was enabled, the FIFO commands were sent, and vice-versa.

Until recently, before #1502, this was relatively benign, and caused only a priority inversion between both the streams (it would still work, since the interfaces were both active during FIFO and Offload mode). After #1502, however, it makes the offload enable signal behave wrongly, since it's used for selecting between the s0, s1 interfaces.

PR Type

  • Bug fix (change that fixes an issue)
  • New feature (change that adds new functionality)
  • Breaking change (has dependencies in other repos or will cause CI to fail)
  • Documentation

PR Checklist

  • I have followed the code style guidelines
  • I have performed a self-review of changes
  • I have compiled all hdl projects and libraries affected by this PR
  • I have tested in hardware affected projects, at least on relevant boards
  • I have commented my code, at least hard-to-understand parts
  • I have signed off all commits from this PR
  • I have updated the documentation (wiki pages, ReadMe files, Copyright etc)
  • I have not introduced new Warnings/Critical Warnings on compilation
  • I have added new hdl testbenches or updated existing ones

On intel projects, the s0,s1 connections were inverted before this commit. s1 is
intended for the FIFO mode commands and data, and s0 is intended for the Offload
mode ones. This inversion meant that when Offload was enabled, the FIFO commands
were sent, and vice-versa.

Until recently, before #1502, this was relatively benign, and caused only a
priority inversion between both the streams. After #1502, however, it makes
the offload enable signal behave wrongly, since it's used for selecting between
the s0, s1 interfaces.

Signed-off-by: Laez Barbosa <[email protected]>
@LBFFilho LBFFilho added the bug label Aug 7, 2025
@LBFFilho LBFFilho marked this pull request as ready for review September 9, 2025 12:11
@LBFFilho
Copy link
Contributor Author

RetriggerCI

@LBFFilho LBFFilho requested a review from caosjr September 11, 2025 20:29
@PIoandan
Copy link
Collaborator

Looks good. Also, I successfully build some projects.

@LBFFilho LBFFilho merged commit cff0378 into main Sep 17, 2025
4 of 5 checks passed
@LBFFilho LBFFilho deleted the spi_intel_interconnect branch September 17, 2025 14:07
caosjr pushed a commit that referenced this pull request Sep 23, 2025
On intel projects, the s0,s1 connections were inverted before this commit. s1 is
intended for the FIFO mode commands and data, and s0 is intended for the Offload
mode ones. This inversion meant that when Offload was enabled, the FIFO commands
were sent, and vice-versa.

Until recently, before #1502, this was relatively benign, and caused only a
priority inversion between the two streams. After #1502, however, it makes
the offload enable signal behave wrongly, since it's used for selecting between
the s0, s1 interfaces.

Signed-off-by: Laez Barbosa <[email protected]>
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

Projects

None yet

Development

Successfully merging this pull request may close these issues.

3 participants