Skip to content

Commit 128fd0a

Browse files
Fix risc target_arch cfg
Nightly now checks if target_arch is correct, which revealed a spot where we used `riscv`, which isn't valid. Switched to test both riscv32 and riscv64.
1 parent cbe2591 commit 128fd0a

File tree

1 file changed

+1
-1
lines changed

1 file changed

+1
-1
lines changed

uefi/src/proto/debug/exception.rs

+1-1
Original file line numberDiff line numberDiff line change
@@ -140,7 +140,7 @@ impl ExceptionType {
140140
pub const MAX_AARCH64_EXCEPTION: ExceptionType = ExceptionType::EXCEPT_AARCH64_SERROR;
141141
}
142142

143-
#[cfg(target_arch = "riscv")]
143+
#[cfg(any(target_arch = "riscv32", target_arch = "riscv64"))]
144144
impl ExceptionType {
145145
/// Instruction misaligned
146146
pub const EXCEPT_RISCV_INST_MISALIGNED: ExceptionType = ExceptionType(0);

0 commit comments

Comments
 (0)