Skip to content

Commit 6671d04

Browse files
JulianKemmerertgingold
authored andcommitted
Fix mult18x18d component to match yosys verilog
1 parent 0afee7f commit 6671d04

File tree

1 file changed

+260
-260
lines changed

1 file changed

+260
-260
lines changed

0 commit comments

Comments
 (0)