We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent eb24c4d commit f5f1b22Copy full SHA for f5f1b22
nipype/interfaces/fsl/preprocess.py
@@ -913,7 +913,7 @@ class FNIRTOutputSpec(TraitedSpec):
913
class FNIRT(FSLCommand):
914
"""Use FSL FNIRT for non-linear registration.
915
916
- For complete details, see the `MCFLIRT Documentation.
+ For complete details, see the `FNIRT Documentation.
917
<https://fsl.fmrib.ox.ac.uk/fsl/fslwiki/FNIRT>`_
918
919
Examples
@@ -1216,7 +1216,7 @@ class SUSANOutputSpec(TraitedSpec):
1216
class SUSAN(FSLCommand):
1217
""" use FSL SUSAN to perform smoothing
1218
1219
+ For complete details, see the `SUSAN Documentation.
1220
<https://fsl.fmrib.ox.ac.uk/fsl/fslwiki/SUSAN>`_
1221
1222
0 commit comments