We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent c06a2ed commit f8cc219Copy full SHA for f8cc219
llvm/lib/Target/RISCV/RISCVISelLowering.cpp
@@ -20622,9 +20622,10 @@ void RVVArgDispatcher::compute() {
20622
return;
20623
}
20624
20625
- unsigned RegsNeeded = std::max(
20626
- ArgInfo.VT.getSizeInBits().getKnownMinValue() / RISCV::RVVBitsPerBlock,
20627
- 1UL);
+ unsigned RegsNeeded =
+ std::max((unsigned)ArgInfo.VT.getSizeInBits().getKnownMinValue() /
+ RISCV::RVVBitsPerBlock,
20628
+ (unsigned)1);
20629
unsigned TotalRegsNeeded = ArgInfo.NF * RegsNeeded;
20630
for (unsigned StartReg = 0; StartReg + TotalRegsNeeded <= NumArgVRs;
20631
StartReg += RegsNeeded) {
0 commit comments