Skip to content

Commit ca4c5de

Browse files
author
Jinsong Ji
committed
[NFC][PowerPC] Fast-isel VSX support test
We have fixed most of the VSX limitation in Fast-isel, so we can remove the -mattr=-vsx for most testcases now. llvm-svn: 372345
1 parent aa6ef2e commit ca4c5de

File tree

4 files changed

+8
-15
lines changed

4 files changed

+8
-15
lines changed

llvm/test/CodeGen/PowerPC/fast-isel-call.ll

Lines changed: 1 addition & 5 deletions
Original file line numberDiff line numberDiff line change
@@ -1,8 +1,4 @@
1-
; FIXME: FastISel currently returns false if it hits code that uses VSX
2-
; registers and with -fast-isel-abort=1 turned on the test case will then fail.
3-
; When fastisel better supports VSX fix up this test case.
4-
;
5-
; RUN: llc < %s -O0 -relocation-model=pic -verify-machineinstrs -mattr=-vsx -fast-isel-abort=1 -mtriple=powerpc64-unknown-linux-gnu -mcpu=pwr7 -ppc-late-peephole=true | FileCheck %s --check-prefix=ELF64
1+
; RUN: llc < %s -O0 -relocation-model=pic -verify-machineinstrs -fast-isel-abort=1 -mtriple=powerpc64-unknown-linux-gnu -mcpu=pwr7 -ppc-late-peephole=true | FileCheck %s --check-prefix=ELF64
62

73
define i32 @t1(i8 signext %a) nounwind {
84
%1 = sext i8 %a to i32

llvm/test/CodeGen/PowerPC/fast-isel-const.ll

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1,4 +1,4 @@
1-
; RUN: llc < %s -O0 -verify-machineinstrs -fast-isel-abort=1 -mtriple=powerpc64-unknown-linux-gnu -mcpu=pwr7 -mattr=-vsx | FileCheck %s --check-prefix=ELF64
1+
; RUN: llc < %s -O0 -verify-machineinstrs -fast-isel-abort=1 -mtriple=powerpc64-unknown-linux-gnu -mcpu=pwr7 | FileCheck %s --check-prefix=ELF64
22

33
define zeroext i1 @testi1(i8 %in) nounwind {
44
entry:

llvm/test/CodeGen/PowerPC/fast-isel-load-store.ll

Lines changed: 5 additions & 4 deletions
Original file line numberDiff line numberDiff line change
@@ -1,8 +1,5 @@
1-
; FIXME: FastISel currently returns false if it hits code that uses VSX
2-
; registers and with -fast-isel-abort=1 turned on the test case will then fail.
3-
; When fastisel better supports VSX fix up this test case.
4-
;
51
; RUN: llc -relocation-model=static < %s -O0 -verify-machineinstrs -fast-isel -fast-isel-abort=1 -mattr=-vsx -mtriple=powerpc64-unknown-linux-gnu -mcpu=pwr7 | FileCheck %s --check-prefix=ELF64
2+
; RUN: llc -relocation-model=static < %s -O0 -verify-machineinstrs -fast-isel -fast-isel-abort=1 -mattr=+vsx -mtriple=powerpc64-unknown-linux-gnu -mcpu=pwr7 | FileCheck %s --check-prefix=VSX
63
; RUN: llc -relocation-model=static < %s -O0 -verify-machineinstrs -fast-isel -fast-isel-abort=1 -mattr=spe -mtriple=powerpc-unknown-linux-gnu -mcpu=e500 | FileCheck %s --check-prefix=SPE
74

85
; This test verifies that load/store instructions are properly generated,
@@ -78,9 +75,11 @@ define double @t6() nounwind {
7875
; SPE: t6
7976
%1 = load double, double* @f, align 8
8077
; ELF64: lfd
78+
; VSX: lxsdx
8179
; SPE: evldd
8280
%2 = fadd double %1, 1.0
8381
; ELF64: fadd
82+
; VSX: xsadddp
8483
; SPE: efdadd
8584
ret double %2
8685
}
@@ -150,6 +149,8 @@ define void @t12(double %v) nounwind {
150149
store double %1, double* @f, align 8
151150
; ELF64: fadd
152151
; ELF64: stfd
152+
; VSX: xsadddp
153+
; VSX: stxsdx
153154
; SPE: efdadd
154155
; SPE: evstdd
155156
ret void

llvm/test/CodeGen/PowerPC/fast-isel-ret.ll

Lines changed: 1 addition & 5 deletions
Original file line numberDiff line numberDiff line change
@@ -1,8 +1,4 @@
1-
; FIXME: FastISel currently returns false if it hits code that uses VSX
2-
; registers and with -fast-isel-abort=1 turned on the test case will then fail.
3-
; When fastisel better supports VSX fix up this test case.
4-
;
5-
; RUN: llc < %s -O0 -verify-machineinstrs -fast-isel-abort=1 -mtriple=powerpc64-unknown-linux-gnu -mcpu=pwr7 -mattr=-vsx | FileCheck %s --check-prefix=ELF64
1+
; RUN: llc < %s -O0 -verify-machineinstrs -fast-isel-abort=1 -mtriple=powerpc64-unknown-linux-gnu -mcpu=pwr7 | FileCheck %s --check-prefix=ELF64
62

73
define zeroext i1 @rettrue() nounwind {
84
entry:

0 commit comments

Comments
 (0)