Skip to content

Commit b7230b5

Browse files
committed
fixup! fixup! [RISCV] Support VLS for VCIX
1 parent 29ce8cd commit b7230b5

File tree

1 file changed

+1
-2
lines changed

1 file changed

+1
-2
lines changed

llvm/lib/Target/RISCV/RISCVISelLowering.cpp

Lines changed: 1 addition & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -8317,8 +8317,7 @@ SDValue RISCVTargetLowering::LowerINTRINSIC_W_CHAIN(SDValue Op,
83178317
SDLoc DL(Op);
83188318
MVT RetContainerVT = getContainerForFixedLengthVector(VT);
83198319
SDVTList VTs = DAG.getVTList({RetContainerVT, MVT::Other});
8320-
SDValue ScalableVector =
8321-
DAG.getNode(ISD::INTRINSIC_W_CHAIN, DL, VTs, Ops);
8320+
SDValue ScalableVector = DAG.getNode(ISD::INTRINSIC_W_CHAIN, DL, VTs, Ops);
83228321
SDValue FixedVector =
83238322
convertFromScalableVector(VT, ScalableVector, DAG, Subtarget);
83248323
return DAG.getMergeValues({FixedVector, ScalableVector.getValue(1)}, DL);

0 commit comments

Comments
 (0)