Skip to content

Commit 29ce8cd

Browse files
committed
fixup! [RISCV] Support VLS for VCIX
1 parent 694a601 commit 29ce8cd

File tree

1 file changed

+3
-2
lines changed

1 file changed

+3
-2
lines changed

llvm/lib/Target/RISCV/RISCVISelLowering.cpp

Lines changed: 3 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -8316,11 +8316,12 @@ SDValue RISCVTargetLowering::LowerINTRINSIC_W_CHAIN(SDValue Op,
83168316

83178317
SDLoc DL(Op);
83188318
MVT RetContainerVT = getContainerForFixedLengthVector(VT);
8319+
SDVTList VTs = DAG.getVTList({RetContainerVT, MVT::Other});
83198320
SDValue ScalableVector =
8320-
DAG.getNode(ISD::INTRINSIC_W_CHAIN, DL, RetContainerVT, Ops);
8321+
DAG.getNode(ISD::INTRINSIC_W_CHAIN, DL, VTs, Ops);
83218322
SDValue FixedVector =
83228323
convertFromScalableVector(VT, ScalableVector, DAG, Subtarget);
8323-
return DAG.getMergeValues({FixedVector, Op.getOperand(0)}, DL);
8324+
return DAG.getMergeValues({FixedVector, ScalableVector.getValue(1)}, DL);
83248325
}
83258326
}
83268327

0 commit comments

Comments
 (0)