Skip to content

Commit abba337

Browse files
farzonlfarzonl
committed
run clang format
1 parent 80e5fb3 commit abba337

File tree

3 files changed

+71
-85
lines changed

3 files changed

+71
-85
lines changed

‎llvm/lib/CodeGen/SelectionDAG/LegalizeDAG.cpp

Lines changed: 8 additions & 12 deletions
Original file line numberDiff line numberDiff line change
@@ -4534,15 +4534,13 @@ void SelectionDAGLegalize::ConvertNodeToLibcall(SDNode *Node) {
45344534
break;
45354535
case ISD::FASIN:
45364536
case ISD::STRICT_FASIN:
4537-
ExpandFPLibCall(Node, RTLIB::ASIN_F32, RTLIB::ASIN_F64,
4538-
RTLIB::ASIN_F80, RTLIB::ASIN_F128,
4539-
RTLIB::ASIN_PPCF128, Results);
4537+
ExpandFPLibCall(Node, RTLIB::ASIN_F32, RTLIB::ASIN_F64, RTLIB::ASIN_F80,
4538+
RTLIB::ASIN_F128, RTLIB::ASIN_PPCF128, Results);
45404539
break;
45414540
case ISD::FACOS:
45424541
case ISD::STRICT_FACOS:
4543-
ExpandFPLibCall(Node, RTLIB::ACOS_F32, RTLIB::ACOS_F64,
4544-
RTLIB::ACOS_F80, RTLIB::ACOS_F128,
4545-
RTLIB::ACOS_PPCF128, Results);
4542+
ExpandFPLibCall(Node, RTLIB::ACOS_F32, RTLIB::ACOS_F64, RTLIB::ACOS_F80,
4543+
RTLIB::ACOS_F128, RTLIB::ACOS_PPCF128, Results);
45464544
break;
45474545
case ISD::FATAN:
45484546
case ISD::STRICT_FATAN:
@@ -4551,15 +4549,13 @@ void SelectionDAGLegalize::ConvertNodeToLibcall(SDNode *Node) {
45514549
break;
45524550
case ISD::FSINH:
45534551
case ISD::STRICT_FSINH:
4554-
ExpandFPLibCall(Node, RTLIB::SINH_F32, RTLIB::SINH_F64,
4555-
RTLIB::SINH_F80, RTLIB::SINH_F128,
4556-
RTLIB::SINH_PPCF128, Results);
4552+
ExpandFPLibCall(Node, RTLIB::SINH_F32, RTLIB::SINH_F64, RTLIB::SINH_F80,
4553+
RTLIB::SINH_F128, RTLIB::SINH_PPCF128, Results);
45574554
break;
45584555
case ISD::FCOSH:
45594556
case ISD::STRICT_FCOSH:
4560-
ExpandFPLibCall(Node, RTLIB::COSH_F32, RTLIB::COSH_F64,
4561-
RTLIB::COSH_F80, RTLIB::COSH_F128,
4562-
RTLIB::COSH_PPCF128, Results);
4557+
ExpandFPLibCall(Node, RTLIB::COSH_F32, RTLIB::COSH_F64, RTLIB::COSH_F80,
4558+
RTLIB::COSH_F128, RTLIB::COSH_PPCF128, Results);
45634559
break;
45644560
case ISD::FTANH:
45654561
case ISD::STRICT_FTANH:

‎llvm/lib/CodeGen/SelectionDAG/LegalizeFloatTypes.cpp

Lines changed: 51 additions & 61 deletions
Original file line numberDiff line numberDiff line change
@@ -333,30 +333,21 @@ SDValue DAGTypeLegalizer::SoftenFloatRes_FADD(SDNode *N) {
333333
}
334334

335335
SDValue DAGTypeLegalizer::SoftenFloatRes_FACOS(SDNode *N) {
336-
return SoftenFloatRes_Unary(N, GetFPLibCall(N->getValueType(0),
337-
RTLIB::ACOS_F32,
338-
RTLIB::ACOS_F64,
339-
RTLIB::ACOS_F80,
340-
RTLIB::ACOS_F128,
341-
RTLIB::ACOS_PPCF128));
336+
return SoftenFloatRes_Unary(
337+
N, GetFPLibCall(N->getValueType(0), RTLIB::ACOS_F32, RTLIB::ACOS_F64,
338+
RTLIB::ACOS_F80, RTLIB::ACOS_F128, RTLIB::ACOS_PPCF128));
342339
}
343340

344341
SDValue DAGTypeLegalizer::SoftenFloatRes_FASIN(SDNode *N) {
345-
return SoftenFloatRes_Unary(N, GetFPLibCall(N->getValueType(0),
346-
RTLIB::ASIN_F32,
347-
RTLIB::ASIN_F64,
348-
RTLIB::ASIN_F80,
349-
RTLIB::ASIN_F128,
350-
RTLIB::ASIN_PPCF128));
342+
return SoftenFloatRes_Unary(
343+
N, GetFPLibCall(N->getValueType(0), RTLIB::ASIN_F32, RTLIB::ASIN_F64,
344+
RTLIB::ASIN_F80, RTLIB::ASIN_F128, RTLIB::ASIN_PPCF128));
351345
}
352346

353347
SDValue DAGTypeLegalizer::SoftenFloatRes_FATAN(SDNode *N) {
354-
return SoftenFloatRes_Unary(N, GetFPLibCall(N->getValueType(0),
355-
RTLIB::ATAN_F32,
356-
RTLIB::ATAN_F64,
357-
RTLIB::ATAN_F80,
358-
RTLIB::ATAN_F128,
359-
RTLIB::ATAN_PPCF128));
348+
return SoftenFloatRes_Unary(
349+
N, GetFPLibCall(N->getValueType(0), RTLIB::ATAN_F32, RTLIB::ATAN_F64,
350+
RTLIB::ATAN_F80, RTLIB::ATAN_F128, RTLIB::ATAN_PPCF128));
360351
}
361352

362353
SDValue DAGTypeLegalizer::SoftenFloatRes_FCBRT(SDNode *N) {
@@ -435,12 +426,9 @@ SDValue DAGTypeLegalizer::SoftenFloatRes_FCOS(SDNode *N) {
435426
}
436427

437428
SDValue DAGTypeLegalizer::SoftenFloatRes_FCOSH(SDNode *N) {
438-
return SoftenFloatRes_Unary(N, GetFPLibCall(N->getValueType(0),
439-
RTLIB::COSH_F32,
440-
RTLIB::COSH_F64,
441-
RTLIB::COSH_F80,
442-
RTLIB::COSH_F128,
443-
RTLIB::COSH_PPCF128));
429+
return SoftenFloatRes_Unary(
430+
N, GetFPLibCall(N->getValueType(0), RTLIB::COSH_F32, RTLIB::COSH_F64,
431+
RTLIB::COSH_F80, RTLIB::COSH_F128, RTLIB::COSH_PPCF128));
444432
}
445433

446434
SDValue DAGTypeLegalizer::SoftenFloatRes_FDIV(SDNode *N) {
@@ -807,12 +795,9 @@ SDValue DAGTypeLegalizer::SoftenFloatRes_FSIN(SDNode *N) {
807795
}
808796

809797
SDValue DAGTypeLegalizer::SoftenFloatRes_FSINH(SDNode *N) {
810-
return SoftenFloatRes_Unary(N, GetFPLibCall(N->getValueType(0),
811-
RTLIB::SINH_F32,
812-
RTLIB::SINH_F64,
813-
RTLIB::SINH_F80,
814-
RTLIB::SINH_F128,
815-
RTLIB::SINH_PPCF128));
798+
return SoftenFloatRes_Unary(
799+
N, GetFPLibCall(N->getValueType(0), RTLIB::SINH_F32, RTLIB::SINH_F64,
800+
RTLIB::SINH_F80, RTLIB::SINH_F128, RTLIB::SINH_PPCF128));
816801
}
817802

818803
SDValue DAGTypeLegalizer::SoftenFloatRes_FSQRT(SDNode *N) {
@@ -1584,28 +1569,31 @@ void DAGTypeLegalizer::ExpandFloatRes_FADD(SDNode *N, SDValue &Lo,
15841569
RTLIB::ADD_PPCF128), Lo, Hi);
15851570
}
15861571

1587-
void DAGTypeLegalizer::ExpandFloatRes_FACOS(SDNode *N,
1588-
SDValue &Lo, SDValue &Hi) {
1589-
ExpandFloatRes_Unary(N, GetFPLibCall(N->getValueType(0),
1590-
RTLIB::ACOS_F32, RTLIB::ACOS_F64,
1591-
RTLIB::ACOS_F80, RTLIB::ACOS_F128,
1592-
RTLIB::ACOS_PPCF128), Lo, Hi);
1572+
void DAGTypeLegalizer::ExpandFloatRes_FACOS(SDNode *N, SDValue &Lo,
1573+
SDValue &Hi) {
1574+
ExpandFloatRes_Unary(N,
1575+
GetFPLibCall(N->getValueType(0), RTLIB::ACOS_F32,
1576+
RTLIB::ACOS_F64, RTLIB::ACOS_F80,
1577+
RTLIB::ACOS_F128, RTLIB::ACOS_PPCF128),
1578+
Lo, Hi);
15931579
}
15941580

1595-
void DAGTypeLegalizer::ExpandFloatRes_FASIN(SDNode *N,
1596-
SDValue &Lo, SDValue &Hi) {
1597-
ExpandFloatRes_Unary(N, GetFPLibCall(N->getValueType(0),
1598-
RTLIB::ASIN_F32, RTLIB::ASIN_F64,
1599-
RTLIB::ASIN_F80, RTLIB::ASIN_F128,
1600-
RTLIB::ASIN_PPCF128), Lo, Hi);
1581+
void DAGTypeLegalizer::ExpandFloatRes_FASIN(SDNode *N, SDValue &Lo,
1582+
SDValue &Hi) {
1583+
ExpandFloatRes_Unary(N,
1584+
GetFPLibCall(N->getValueType(0), RTLIB::ASIN_F32,
1585+
RTLIB::ASIN_F64, RTLIB::ASIN_F80,
1586+
RTLIB::ASIN_F128, RTLIB::ASIN_PPCF128),
1587+
Lo, Hi);
16011588
}
16021589

1603-
void DAGTypeLegalizer::ExpandFloatRes_FATAN(SDNode *N,
1604-
SDValue &Lo, SDValue &Hi) {
1605-
ExpandFloatRes_Unary(N, GetFPLibCall(N->getValueType(0),
1606-
RTLIB::ATAN_F32, RTLIB::ATAN_F64,
1607-
RTLIB::ATAN_F80, RTLIB::ATAN_F128,
1608-
RTLIB::ATAN_PPCF128), Lo, Hi);
1590+
void DAGTypeLegalizer::ExpandFloatRes_FATAN(SDNode *N, SDValue &Lo,
1591+
SDValue &Hi) {
1592+
ExpandFloatRes_Unary(N,
1593+
GetFPLibCall(N->getValueType(0), RTLIB::ATAN_F32,
1594+
RTLIB::ATAN_F64, RTLIB::ATAN_F80,
1595+
RTLIB::ATAN_F128, RTLIB::ATAN_PPCF128),
1596+
Lo, Hi);
16091597
}
16101598

16111599
void DAGTypeLegalizer::ExpandFloatRes_FCBRT(SDNode *N, SDValue &Lo,
@@ -1642,12 +1630,13 @@ void DAGTypeLegalizer::ExpandFloatRes_FCOS(SDNode *N,
16421630
RTLIB::COS_PPCF128), Lo, Hi);
16431631
}
16441632

1645-
void DAGTypeLegalizer::ExpandFloatRes_FCOSH(SDNode *N,
1646-
SDValue &Lo, SDValue &Hi) {
1647-
ExpandFloatRes_Unary(N, GetFPLibCall(N->getValueType(0),
1648-
RTLIB::COSH_F32, RTLIB::COSH_F64,
1649-
RTLIB::COSH_F80, RTLIB::COSH_F128,
1650-
RTLIB::COSH_PPCF128), Lo, Hi);
1633+
void DAGTypeLegalizer::ExpandFloatRes_FCOSH(SDNode *N, SDValue &Lo,
1634+
SDValue &Hi) {
1635+
ExpandFloatRes_Unary(N,
1636+
GetFPLibCall(N->getValueType(0), RTLIB::COSH_F32,
1637+
RTLIB::COSH_F64, RTLIB::COSH_F80,
1638+
RTLIB::COSH_F128, RTLIB::COSH_PPCF128),
1639+
Lo, Hi);
16511640
}
16521641

16531642
void DAGTypeLegalizer::ExpandFloatRes_FDIV(SDNode *N, SDValue &Lo,
@@ -1868,12 +1857,13 @@ void DAGTypeLegalizer::ExpandFloatRes_FSIN(SDNode *N,
18681857
RTLIB::SIN_PPCF128), Lo, Hi);
18691858
}
18701859

1871-
void DAGTypeLegalizer::ExpandFloatRes_FSINH(SDNode *N,
1872-
SDValue &Lo, SDValue &Hi) {
1873-
ExpandFloatRes_Unary(N, GetFPLibCall(N->getValueType(0),
1874-
RTLIB::SINH_F32, RTLIB::SINH_F64,
1875-
RTLIB::SINH_F80, RTLIB::SINH_F128,
1876-
RTLIB::SINH_PPCF128), Lo, Hi);
1860+
void DAGTypeLegalizer::ExpandFloatRes_FSINH(SDNode *N, SDValue &Lo,
1861+
SDValue &Hi) {
1862+
ExpandFloatRes_Unary(N,
1863+
GetFPLibCall(N->getValueType(0), RTLIB::SINH_F32,
1864+
RTLIB::SINH_F64, RTLIB::SINH_F80,
1865+
RTLIB::SINH_F128, RTLIB::SINH_PPCF128),
1866+
Lo, Hi);
18771867
}
18781868

18791869
void DAGTypeLegalizer::ExpandFloatRes_FSQRT(SDNode *N,
@@ -1904,7 +1894,7 @@ void DAGTypeLegalizer::ExpandFloatRes_FTAN(SDNode *N, SDValue &Lo,
19041894
}
19051895

19061896
void DAGTypeLegalizer::ExpandFloatRes_FTANH(SDNode *N, SDValue &Lo,
1907-
SDValue &Hi) {
1897+
SDValue &Hi) {
19081898
ExpandFloatRes_Unary(N,
19091899
GetFPLibCall(N->getValueType(0), RTLIB::TANH_F32,
19101900
RTLIB::TANH_F64, RTLIB::TANH_F80,

‎llvm/lib/CodeGen/TargetLoweringBase.cpp

Lines changed: 12 additions & 12 deletions
Original file line numberDiff line numberDiff line change
@@ -148,7 +148,7 @@ void TargetLoweringBase::InitLibcalls(const Triple &TT) {
148148
setLibcallName(RTLIB::ATAN_F128, "atanf128");
149149
setLibcallName(RTLIB::SINH_F128, "sinhf128");
150150
setLibcallName(RTLIB::COSH_F128, "coshf128");
151-
setLibcallName(RTLIB::TANH_F128, "tanhf128");
151+
setLibcallName(RTLIB::TANH_F128, "tanhf128");
152152
setLibcallName(RTLIB::POW_F128, "powf128");
153153
setLibcallName(RTLIB::POW_FINITE_F128, "__powf128_finite");
154154
setLibcallName(RTLIB::CEIL_F128, "ceilf128");
@@ -970,9 +970,8 @@ void TargetLoweringBase::initActions() {
970970
setOperationAction(
971971
{ISD::FCOPYSIGN, ISD::SIGN_EXTEND_INREG, ISD::ANY_EXTEND_VECTOR_INREG,
972972
ISD::SIGN_EXTEND_VECTOR_INREG, ISD::ZERO_EXTEND_VECTOR_INREG,
973-
ISD::SPLAT_VECTOR, ISD::LRINT, ISD::LLRINT, ISD::FTAN,
974-
ISD::FACOS, ISD::FASIN, ISD::FATAN,
975-
ISD::FCOSH, ISD::FSINH, ISD::FTANH},
973+
ISD::SPLAT_VECTOR, ISD::LRINT, ISD::LLRINT, ISD::FTAN, ISD::FACOS,
974+
ISD::FASIN, ISD::FATAN, ISD::FCOSH, ISD::FSINH, ISD::FTANH},
976975
VT, Expand);
977976

978977
// Constrained floating-point operations default to expand.
@@ -1024,16 +1023,17 @@ void TargetLoweringBase::initActions() {
10241023
Expand);
10251024

10261025
// These library functions default to expand.
1027-
setOperationAction({ISD::FCBRT, ISD::FLOG, ISD::FLOG2, ISD::FLOG10, ISD::FEXP,
1028-
ISD::FEXP2, ISD::FEXP10, ISD::FFLOOR, ISD::FNEARBYINT,
1029-
ISD::FCEIL, ISD::FRINT, ISD::FTRUNC, ISD::LROUND,
1030-
ISD::LLROUND, ISD::LRINT, ISD::LLRINT, ISD::FROUNDEVEN,
1031-
ISD::FTAN, ISD::FACOS, ISD::FASIN, ISD::FATAN,
1032-
ISD::FCOSH, ISD::FSINH, ISD::FTANH},
1026+
setOperationAction({ISD::FCBRT, ISD::FLOG, ISD::FLOG2, ISD::FLOG10,
1027+
ISD::FEXP, ISD::FEXP2, ISD::FEXP10, ISD::FFLOOR,
1028+
ISD::FNEARBYINT, ISD::FCEIL, ISD::FRINT, ISD::FTRUNC,
1029+
ISD::LROUND, ISD::LLROUND, ISD::LRINT, ISD::LLRINT,
1030+
ISD::FROUNDEVEN, ISD::FTAN, ISD::FACOS, ISD::FASIN,
1031+
ISD::FATAN, ISD::FCOSH, ISD::FSINH, ISD::FTANH},
10331032
{MVT::f32, MVT::f64, MVT::f128}, Expand);
10341033

1035-
setOperationAction({ISD::FTAN, ISD::FACOS, ISD::FASIN, ISD::FATAN,
1036-
ISD::FCOSH, ISD::FSINH, ISD::FTANH}, MVT::f16, Promote);
1034+
setOperationAction({ISD::FTAN, ISD::FACOS, ISD::FASIN, ISD::FATAN, ISD::FCOSH,
1035+
ISD::FSINH, ISD::FTANH},
1036+
MVT::f16, Promote);
10371037
// Default ISD::TRAP to expand (which turns it into abort).
10381038
setOperationAction(ISD::TRAP, MVT::Other, Expand);
10391039

0 commit comments

Comments
 (0)