|
| 1 | +# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py UTC_ARGS: --version 5 |
| 2 | +# RUN: llc -mtriple=aarch64-none-linux-gnu -run-pass machine-cp -verify-machineinstrs -o - %s | FileCheck %s |
| 3 | + |
| 4 | +# Normal case |
| 5 | +--- |
| 6 | +name: test1 |
| 7 | +body: | |
| 8 | + bb.0: |
| 9 | + liveins: $w2 |
| 10 | + ; CHECK-LABEL: name: test1 |
| 11 | + ; CHECK: liveins: $w2 |
| 12 | + ; CHECK-NEXT: {{ $}} |
| 13 | + ; CHECK-NEXT: renamable $w0 = MOVi32imm 5 |
| 14 | + ; CHECK-NEXT: renamable $w3 = ADDWrr renamable $w0, killed renamable $w2 |
| 15 | + ; CHECK-NEXT: RET_ReallyLR implicit killed $w0 |
| 16 | + renamable $w1 = MOVi32imm 5 |
| 17 | + renamable $w3 = ADDWrr renamable $w1, killed renamable $w2 |
| 18 | + renamable $w0 = COPY killed renamable $w1 |
| 19 | + RET_ReallyLR implicit killed $w0 |
| 20 | +... |
| 21 | + |
| 22 | +# Not renamable use |
| 23 | +--- |
| 24 | +name: test2 |
| 25 | +body: | |
| 26 | + bb.0: |
| 27 | + liveins: $w2 |
| 28 | + ; CHECK-LABEL: name: test2 |
| 29 | + ; CHECK: liveins: $w2 |
| 30 | + ; CHECK-NEXT: {{ $}} |
| 31 | + ; CHECK-NEXT: renamable $w1 = MOVi32imm 5 |
| 32 | + ; CHECK-NEXT: renamable $w3 = ADDWrr $w1, killed renamable $w2 |
| 33 | + ; CHECK-NEXT: renamable $w0 = COPY killed renamable $w1 |
| 34 | + ; CHECK-NEXT: RET_ReallyLR implicit killed $w0 |
| 35 | + renamable $w1 = MOVi32imm 5 |
| 36 | + renamable $w3 = ADDWrr $w1, killed renamable $w2 |
| 37 | + renamable $w0 = COPY killed renamable $w1 |
| 38 | + RET_ReallyLR implicit killed $w0 |
| 39 | +... |
| 40 | + |
| 41 | +# Implicit use |
| 42 | +--- |
| 43 | +name: test3 |
| 44 | +body: | |
| 45 | + bb.0: |
| 46 | + liveins: $w2 |
| 47 | + ; CHECK-LABEL: name: test3 |
| 48 | + ; CHECK: liveins: $w2 |
| 49 | + ; CHECK-NEXT: {{ $}} |
| 50 | + ; CHECK-NEXT: renamable $w1 = MOVi32imm 5 |
| 51 | + ; CHECK-NEXT: renamable $w3 = ADDWrr renamable $w1, killed renamable $w2, implicit $w1 |
| 52 | + ; CHECK-NEXT: renamable $w0 = COPY killed renamable $w1 |
| 53 | + ; CHECK-NEXT: RET_ReallyLR implicit killed $w0 |
| 54 | + renamable $w1 = MOVi32imm 5 |
| 55 | + renamable $w3 = ADDWrr renamable $w1, killed renamable $w2, implicit $w1 |
| 56 | + renamable $w0 = COPY killed renamable $w1 |
| 57 | + RET_ReallyLR implicit killed $w0 |
| 58 | +... |
0 commit comments