Skip to content

Commit 36306fd

Browse files
fixup! fix test case
1 parent e13e848 commit 36306fd

File tree

2 files changed

+4
-3
lines changed

2 files changed

+4
-3
lines changed

llvm/lib/CodeGen/MachineVerifier.cpp

Lines changed: 2 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1622,7 +1622,8 @@ void MachineVerifier::verifyPreISelGenericInstruction(const MachineInstr *MI) {
16221622
report("G_VSCALE immediate cannot be zero", MI);
16231623
break;
16241624
}
1625-
1625+
break;
1626+
}
16261627
case TargetOpcode::G_INSERT_SUBVECTOR: {
16271628
const MachineOperand &Src0Op = MI->getOperand(1);
16281629
if (!Src0Op.isReg()) {

llvm/test/MachineVerifier/test_g_vscale.mir

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -5,11 +5,11 @@ name: g_vscale
55
body: |
66
bb.0:
77
8-
%1:_(s32) = G_CONSTANT 4
8+
%1:_(s32) = G_CONSTANT i32 4
99
1010
; CHECK: G_VSCALE operand must be cimm
1111
%2:_(s32) = G_VSCALE %1
1212
1313
; CHECK: G_VSCALE immediate cannot be zero
14-
%3:_(s32) = G_VSCALE 0
14+
%3:_(s32) = G_VSCALE i32 0
1515
...

0 commit comments

Comments
 (0)