Skip to content

Commit 1112dd8

Browse files
committed
Remove extraneous comment, adjust other comment
1 parent a8e525d commit 1112dd8

File tree

1 file changed

+1
-2
lines changed

1 file changed

+1
-2
lines changed

llvm/lib/Target/RISCV/RISCVISelLowering.cpp

Lines changed: 1 addition & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -8774,9 +8774,8 @@ SDValue RISCVTargetLowering::lowerINSERT_VECTOR_ELT(SDValue Op,
87748774

87758775
if ((ValVT == MVT::f16 && !Subtarget.hasVInstructionsF16()) ||
87768776
ValVT == MVT::bf16) {
8777-
// If we don't have vfmv.s.f for f16/bf16, insert into fmv.x.h first
8777+
// If we don't have vfmv.s.f for f16/bf16, use fmv.x.h first.
87788778
MVT IntVT = VecVT.changeTypeToInteger();
8779-
// SDValue IntVal = DAG.getBitcast(IntVT.getVectorElementType(), Val);
87808779
SDValue IntInsert = DAG.getNode(
87818780
ISD::INSERT_VECTOR_ELT, DL, IntVT, DAG.getBitcast(IntVT, Vec),
87828781
DAG.getNode(RISCVISD::FMV_X_ANYEXTH, DL, XLenVT, Val), Idx);

0 commit comments

Comments
 (0)