@@ -4434,19 +4434,19 @@ bool InterpretBuiltin(InterpState &S, CodePtr OpPC, const CallExpr *Call,
44344434 case X86::BI__builtin_ia32_vpermi2varpd128:
44354435 return interp__builtin_ia32_shuffle_generic (
44364436 S, OpPC, Call, [](unsigned DstIdx, unsigned ShuffleMask) {
4437- unsigned offset = ShuffleMask & 0x1 ;
4437+ unsigned Offset = ShuffleMask & 0x1 ;
44384438 unsigned SrcIdx = (ShuffleMask >> 1 ) & 0x1 ? 1 : 0 ;
4439- return std::pair<unsigned , unsigned >{SrcIdx, offset };
4439+ return std::pair<unsigned , unsigned >{SrcIdx, Offset };
44404440 });
44414441 case X86::BI__builtin_ia32_vpermi2vard128:
44424442 case X86::BI__builtin_ia32_vpermi2varps128:
44434443 case X86::BI__builtin_ia32_vpermi2varq256:
44444444 case X86::BI__builtin_ia32_vpermi2varpd256:
44454445 return interp__builtin_ia32_shuffle_generic (
44464446 S, OpPC, Call, [](unsigned DstIdx, unsigned ShuffleMask) {
4447- unsigned offset = ShuffleMask & 0x3 ;
4447+ unsigned Offset = ShuffleMask & 0x3 ;
44484448 unsigned SrcIdx = (ShuffleMask >> 2 ) & 0x1 ? 1 : 0 ;
4449- return std::pair<unsigned , unsigned >{SrcIdx, offset };
4449+ return std::pair<unsigned , unsigned >{SrcIdx, Offset };
44504450 });
44514451 case X86::BI__builtin_ia32_vpermi2varhi128:
44524452 case X86::BI__builtin_ia32_vpermi2vard256:
@@ -4455,34 +4455,34 @@ bool InterpretBuiltin(InterpState &S, CodePtr OpPC, const CallExpr *Call,
44554455 case X86::BI__builtin_ia32_vpermi2varpd512:
44564456 return interp__builtin_ia32_shuffle_generic (
44574457 S, OpPC, Call, [](unsigned DstIdx, unsigned ShuffleMask) {
4458- unsigned offset = ShuffleMask & 0x7 ;
4458+ unsigned Offset = ShuffleMask & 0x7 ;
44594459 unsigned SrcIdx = (ShuffleMask >> 3 ) & 0x1 ? 1 : 0 ;
4460- return std::pair<unsigned , unsigned >{SrcIdx, offset };
4460+ return std::pair<unsigned , unsigned >{SrcIdx, Offset };
44614461 });
44624462 case X86::BI__builtin_ia32_vpermi2varqi128:
44634463 case X86::BI__builtin_ia32_vpermi2varhi256:
44644464 case X86::BI__builtin_ia32_vpermi2vard512:
44654465 case X86::BI__builtin_ia32_vpermi2varps512:
44664466 return interp__builtin_ia32_shuffle_generic (
44674467 S, OpPC, Call, [](unsigned DstIdx, unsigned ShuffleMask) {
4468- unsigned offset = ShuffleMask & 0xF ;
4468+ unsigned Offset = ShuffleMask & 0xF ;
44694469 unsigned SrcIdx = (ShuffleMask >> 4 ) & 0x1 ? 1 : 0 ;
4470- return std::pair<unsigned , unsigned >{SrcIdx, offset };
4470+ return std::pair<unsigned , unsigned >{SrcIdx, Offset };
44714471 });
44724472 case X86::BI__builtin_ia32_vpermi2varqi256:
44734473 case X86::BI__builtin_ia32_vpermi2varhi512:
44744474 return interp__builtin_ia32_shuffle_generic (
44754475 S, OpPC, Call, [](unsigned DstIdx, unsigned ShuffleMask) {
4476- unsigned offset = ShuffleMask & 0x1F ;
4476+ unsigned Offset = ShuffleMask & 0x1F ;
44774477 unsigned SrcIdx = (ShuffleMask >> 5 ) & 0x1 ? 1 : 0 ;
4478- return std::pair<unsigned , unsigned >{SrcIdx, offset };
4478+ return std::pair<unsigned , unsigned >{SrcIdx, Offset };
44794479 });
44804480 case X86::BI__builtin_ia32_vpermi2varqi512:
44814481 return interp__builtin_ia32_shuffle_generic (
44824482 S, OpPC, Call, [](unsigned DstIdx, unsigned ShuffleMask) {
4483- unsigned offset = ShuffleMask & 0x3F ;
4483+ unsigned Offset = ShuffleMask & 0x3F ;
44844484 unsigned SrcIdx = (ShuffleMask >> 6 ) & 0x1 ? 1 : 0 ;
4485- return std::pair<unsigned , unsigned >{SrcIdx, offset };
4485+ return std::pair<unsigned , unsigned >{SrcIdx, Offset };
44864486 });
44874487 case X86::BI__builtin_ia32_pshufb128:
44884488 case X86::BI__builtin_ia32_pshufb256:
0 commit comments