Skip to content

[SYCL][FPGA] Align clang with new spec of accessor_property_list #2447

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 9 commits into from
Sep 11, 2020

Conversation

alexbatashev
Copy link
Contributor

Signed-off-by: Mikhail Lychkov [email protected]

MrSidims
MrSidims previously approved these changes Sep 9, 2020
MrSidims
MrSidims previously approved these changes Sep 10, 2020
Copy link
Contributor

@elizabethandrews elizabethandrews left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

LGTM. Thanks!

@bader bader merged commit 998c97f into intel:sycl Sep 11, 2020
@alexbatashev alexbatashev deleted the align_cfe_accessor_property_list branch September 17, 2021 06:46
Chenyang-L pushed a commit that referenced this pull request Feb 18, 2025
[L0] Fix Device Info Reporting for vector width to match spec
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

7 participants