Skip to content

[doc][ext] Update HIP/L0 support in p2p doc #15847

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 1 commit into from
Oct 31, 2024
Merged
Changes from all commits
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
Original file line number Diff line number Diff line change
Expand Up @@ -36,7 +36,7 @@ https://github.com/intel/llvm/issues

== Dependencies

This extension is written against the SYCL 2020 revision 7 specification. All
This extension is written against the SYCL 2020 revision 9 specification. All
references below to the "core SYCL specification" or to section numbers in the
SYCL specification refer to that revision.

Expand All @@ -47,8 +47,10 @@ This extension is implemented and fully supported by DPC++.
== Backend support status

This extension is currently implemented in DPC++ for all GPU devices and
backends, however, only the CUDA backend allows peer to peer memory access.
Other backends report false from the `ext_oneapi_can_access_peer` query.
backends; however, only the CUDA, HIP and Level Zero backends allows peer to
peer memory access. Other backends report false from the
`ext_oneapi_can_access_peer` query. Peer-Peer memory access is only possible
between two devices from the same backend.

== Overview

Expand Down