SystemVerilog: IDs and classes for the explicit casts #876
Conversation
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
kroening
force-pushed
the
verilog-explicit-casts
branch
3 times, most recently
from
a512342 to
a40b691
Compare
SystemVerilog offers the following explicit casts: * const cast * size cast * signing cast * type casts for simple types and strings This unifies the naming of the IDs and introduces classes for the missing casts.
kroening
force-pushed
the
verilog-explicit-casts
branch
from
a40b691 to
178e6d1
Compare
tautschnig
approved these changes
Dec 4, 2024
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
SystemVerilog offers the following explicit casts:
This unifies the naming of the IDs and introduces classes for the missing casts.