Verilog: typechecking for relations #667
Merged
Conversation
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
kroening
force-pushed
the
typecheck_relation
branch
3 times, most recently
from
039ecf4 to
2575d4f
Compare
Relations are special-cased in 1800-2017 11.8.2. If both operands are signed, both are sign-extended to the max width. Otherwise, both are zero-extended to the max width. In particular, signed operands are then _not_ sign extended, which a typecast would do.
kroening
force-pushed
the
typecheck_relation
branch
from
2575d4f to
19994d4
Compare
tautschnig
approved these changes
Sep 9, 2024
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
Relations are special-cased in 1800-2017 11.8.2.
If both operands are signed, both are sign-extended to the max width.
Otherwise, both are zero-extended to the max width. In particular, signed operands are then not sign extended, which a typecast would do.