Skip to content

Verilog: vl2smv extensions #434

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 1 commit into from
Apr 17, 2024
Merged

Verilog: vl2smv extensions #434

merged 1 commit into from
Apr 17, 2024

Conversation

kroening
Copy link
Member

This adds support for a wider set of the extensions offered by Cadence SMV's vl2smv to the Verilog front-end. The extensions are enabled with --vl2smv-extensions.

@kroening kroening marked this pull request as ready for review April 16, 2024 22:52
This adds support for a wider set of the extensions offered by Cadence SMV's
vl2smv to the Verilog front-end.  The extensions are enabled with
--vl2smv-extensions.
@tautschnig tautschnig merged commit d3071f4 into main Apr 17, 2024
@tautschnig tautschnig deleted the smv_eventually branch April 17, 2024 08:18
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants