Verilog: introduce the Verilog indexer #397
Merged
Conversation
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
kroening
force-pushed
the
verilog_indexer
branch
3 times, most recently
from
d25aa62 to
3e86eac
Compare
kroening
force-pushed
the
verilog_indexer
branch
3 times, most recently
from
de89a04 to
7eb881c
Compare
kroening
force-pushed
the
verilog_indexer
branch
2 times, most recently
from
cd027f2 to
74f74d2
Compare
kroening
force-pushed
the
verilog_indexer
branch
from
74f74d2 to
864df21
Compare
kroening
force-pushed
the
verilog_indexer
branch
from
a6c284e to
db8bae1
Compare
tautschnig
approved these changes
Sep 10, 2024
Comment on lines
+1
to
+17
| module main(input x, input y); | ||
|
|
||
| reg result; | ||
|
|
||
| always @(x, y) | ||
| case(x) | ||
| 0: result = 0; | ||
| 1: | ||
| case(y) | ||
| 1: result = 1; | ||
| 0: result = 0; | ||
| endcase | ||
| endcase | ||
|
|
||
| always assert p1: result == (x && y); | ||
|
|
||
| endmodule |
There was a problem hiding this comment.
In what way is this test exercising the new indexer?
src/vlindex/vlindex_parse_options.h
Outdated
Comment on lines
20
to
21
| virtual int doit(); | ||
| virtual void help(); |
Comment on lines
+522
to
+524
| // possibly a macro that wasn't found | ||
| std::cout << "LPAREN: " << verilog_parser.get_file() << ':' | ||
| << verilog_parser.get_line_no() << ' ' << token.text << "\n"; | ||
| rParenExpression(); | ||
| } | ||
| else | ||
| { | ||
| // something else | ||
| std::cout << "ELSE: " << verilog_parser.get_file() << ':' | ||
| << verilog_parser.get_line_no() << ' ' << token.text << "\n"; | ||
| next_token(); |
kroening
force-pushed
the
verilog_indexer
branch
7 times, most recently
from
7bb5761 to
c287968
Compare
kroening
force-pushed
the
verilog_indexer
branch
2 times, most recently
from
3a5d3d7 to
cc04e64
Compare
|
Now with tests in CI. |
This adds a recusive decent parser for quicky indexing large quantities of Verilog, tolerating parsing errors, for the purpose of creating overview data very quickly. A new executable, vlindex, is added to output it.
kroening
force-pushed
the
verilog_indexer
branch
from
cc04e64 to
2dbb123
Compare
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
This adds a recusive decent parser for quicky indexing large quantities of Verilog, tolerating parsing errors, for the purpose of creating overview data very quickly. A new executable,
vlindex, is added to output it.