Skip to content

Commit c9ebaeb

Browse files
authored
Merge pull request #695 from diffblue/parameters7-works
Verilog: test modules/parameters7 passes
2 parents 634595e + 8e598ac commit c9ebaeb

File tree

1 file changed

+1
-2
lines changed

1 file changed

+1
-2
lines changed
Lines changed: 1 addition & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -1,8 +1,7 @@
1-
KNOWNBUG
1+
CORE
22
parameters7.sv
33

44
^EXIT=0$
55
^SIGNAL=0$
66
--
77
--
8-
The test fails owing to the missing grammar for typing parameters.

0 commit comments

Comments
 (0)