File tree Expand file tree Collapse file tree 2 files changed +2
-1
lines changed
regression/verilog/expressions Expand file tree Collapse file tree 2 files changed +2
-1
lines changed Original file line number Diff line number Diff line change @@ -5,5 +5,6 @@ module main;
5
5
p0 : assert final ($bits (10 '(1 )) == 10 );
6
6
p1 : assert final ($bits (P ' (1 )) == 20 );
7
7
p2 : assert final (10 '(- 1 ) == - 1 );
8
+ p3 : assert final (2 '(1 == 1 ) == 1 );
8
9
9
10
endmodule
Original file line number Diff line number Diff line change @@ -2730,7 +2730,7 @@ exprt verilog_typecheck_exprt::convert_binary_expr(binary_exprt expr)
2730
2730
return typecast_exprt{expr.rhs (), signedbv_typet{new_size_int}}
2731
2731
.with_source_location (expr);
2732
2732
}
2733
- else if (op_type.id () == ID_unsignedbv)
2733
+ else if (op_type.id () == ID_unsignedbv || op_type. id () == ID_bool )
2734
2734
{
2735
2735
return typecast_exprt{expr.rhs (), unsignedbv_typet{new_size_int}}
2736
2736
.with_source_location (expr);
You can’t perform that action at this time.
0 commit comments