We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
2 parents d7d19e8 + fb28003 commit 43d3a48Copy full SHA for 43d3a48
regression/verilog/structs/array_in_struct1.desc
@@ -1,7 +1,6 @@
1
-KNOWNBUG
+CORE
2
array_in_struct1.sv
3
4
^EXIT=0$
5
^SIGNAL=0$
6
--
7
-This fails in the typechecker.
0 commit comments