Skip to content

Commit 220588c

Browse files
committed
README: fix typos
Signed-off-by: Pop Ioan Daniel <[email protected]>
1 parent d61c32f commit 220588c

File tree

1 file changed

+9
-10
lines changed

1 file changed

+9
-10
lines changed

README.md

Lines changed: 9 additions & 10 deletions
Original file line numberDiff line numberDiff line change
@@ -15,29 +15,29 @@
1515
---
1616
# General description
1717

18-
This repository contains testbenches and verification components for system level projects or components connected at block level from the [hdl](https://github.com/analogdevicesinc/hdl) repository.
18+
This repository contains testbenches and verification components for system-level projects or components connected at block level from the [hdl](https://github.com/analogdevicesinc/hdl) repository.
1919

20-
This repository is not a stand alone one. It must be cloned or linked as a submodule inside the [hdl](https://github.com/analogdevicesinc/hdl) repository you want to test.
20+
This repository is not a standalone one. It must be cloned or linked as a submodule inside the [hdl](https://github.com/analogdevicesinc/hdl) repository you want to test.
2121

22-
The folder structure of the hdl will look as follows:
22+
The folder structure of the HDL will look as follows:
2323

2424
hdl
2525
- projects
2626
- library
2727
- testbenches
2828

2929
## Setup
30-
The testbenches are built around Xilinx verification IPs so it requires Vivado to be set up according to the hdl repository requirenments.
31-
Running the testbenches relies on the build mechanism from the hdl repository, make sure you have a proper setup for Xilinx flow described [here](https://wiki.analog.com/resources/fpga/docs/build)
30+
The testbenches are built around Xilinx verification IPs so it requires Vivado to be set up according to the HDL repository requirements.
31+
Running the testbenches relies on the build mechanism from the HDL repository, make sure you have a proper setup for Xilinx flow described [here](https://wiki.analog.com/resources/fpga/docs/build)
3232

3333
## Running a testbench:
3434

35-
Change the workig directory to the testbench you want to run:
35+
Change the working directory to the testbench you want to run:
3636

3737
cd testbenches/fmcomms2
3838

39-
The scripts first will build all components used from the hdl library, build the block design environment based on a configuration file that describes parameters of under test block, then will actually run the test.
40-
These steps are separated in ordrer to be able to run multiple tests on the same configuration without rebuilding the block desing every time.
39+
The scripts first will build all components used from the HDL library, build the block design environment based on a configuration file that describes parameters of under test block, then will actually run the test.
40+
These steps are separated in order to be able to run multiple tests on the same configuration without rebuilding the block design every time.
4141

4242
### Run all tests in batch mode:
4343

@@ -51,7 +51,7 @@ These steps are separated in ordrer to be able to run multiple tests on the same
5151

5252
make CFG=<name of cfg> TST=<name of test> MODE=gui
5353

54-
### Run all test from a configuration:
54+
### Run all tests from a configuration:
5555

5656
make <name of cfg>
5757

@@ -60,4 +60,3 @@ Where:
6060

6161
* \<name of cfg\> is a file from the cfgs directory without the tcl extension of format cfg\*
6262
* \<name of test\> is a file from the tests directory without the tcl extension
63-

0 commit comments

Comments
 (0)