Skip to content

Commit ff521bb

Browse files
LiqinWengLiqinWeng
committed
[Test] Pre-submit tests for llvm#101294 
1 parent 25bea3e commit ff521bb

File tree

2 files changed

+327
-0
lines changed

2 files changed

+327
-0
lines changed

‎llvm/test/CodeGen/RISCV/add_sext_shl_constant.ll

Lines changed: 195 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,195 @@
1+
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py UTC_ARGS: --version 3
2+
; RUN: llc -mtriple=riscv64 -verify-machineinstrs < %s \
3+
; RUN: | FileCheck -check-prefix=RV64 %s
4+
5+
define void @add_sext_shl_moreOneUse_add(ptr %array1, i32 %a, i32 %b) {
6+
; RV64-LABEL: add_sext_shl_moreOneUse_add:
7+
; RV64: # %bb.0: # %entry
8+
; RV64-NEXT: addiw a3, a1, 5
9+
; RV64-NEXT: slli a4, a3, 2
10+
; RV64-NEXT: add a4, a0, a4
11+
; RV64-NEXT: sw a2, 0(a4)
12+
; RV64-NEXT: sext.w a1, a1
13+
; RV64-NEXT: slli a1, a1, 2
14+
; RV64-NEXT: add a0, a1, a0
15+
; RV64-NEXT: sw a2, 24(a0)
16+
; RV64-NEXT: sw a3, 140(a0)
17+
; RV64-NEXT: ret
18+
entry:
19+
%add = add nsw i32 %a, 5
20+
%idxprom = sext i32 %add to i64
21+
%arrayidx = getelementptr inbounds i32, ptr %array1, i64 %idxprom
22+
store i32 %b, ptr %arrayidx
23+
%add3 = add nsw i32 %a, 6
24+
%idxprom4 = sext i32 %add3 to i64
25+
%arrayidx5 = getelementptr inbounds i32, ptr %array1, i64 %idxprom4
26+
store i32 %b, ptr %arrayidx5
27+
%add6 = add nsw i32 %a, 35
28+
%idxprom7 = sext i32 %add6 to i64
29+
%arrayidx8 = getelementptr inbounds i32, ptr %array1, i64 %idxprom7
30+
store i32 %add, ptr %arrayidx8
31+
ret void
32+
}
33+
34+
define void @add_sext_shl_moreOneUse_addexceedsign12(ptr %array1, i32 %a, i32 %b) {
35+
; RV64-LABEL: add_sext_shl_moreOneUse_addexceedsign12:
36+
; RV64: # %bb.0: # %entry
37+
; RV64-NEXT: addi a3, a1, 2047
38+
; RV64-NEXT: addiw a3, a3, 1
39+
; RV64-NEXT: slli a4, a3, 2
40+
; RV64-NEXT: add a4, a0, a4
41+
; RV64-NEXT: sw a2, 0(a4)
42+
; RV64-NEXT: sext.w a1, a1
43+
; RV64-NEXT: slli a1, a1, 2
44+
; RV64-NEXT: lui a4, 2
45+
; RV64-NEXT: add a0, a0, a4
46+
; RV64-NEXT: add a0, a0, a1
47+
; RV64-NEXT: sw a3, 4(a0)
48+
; RV64-NEXT: sw a2, 120(a0)
49+
; RV64-NEXT: ret
50+
entry:
51+
%add = add nsw i32 %a, 2048
52+
%idxprom = sext i32 %add to i64
53+
%arrayidx = getelementptr inbounds i32, ptr %array1, i64 %idxprom
54+
store i32 %b, ptr %arrayidx
55+
%0 = sext i32 %a to i64
56+
%1 = getelementptr i32, ptr %array1, i64 %0
57+
%arrayidx3 = getelementptr i8, ptr %1, i64 8196
58+
store i32 %add, ptr %arrayidx3
59+
%arrayidx6 = getelementptr i8, ptr %1, i64 8312
60+
store i32 %b, ptr %arrayidx6
61+
ret void
62+
}
63+
64+
define void @add_sext_shl_moreOneUse_sext(ptr %array1, i32 %a, i32 %b) {
65+
; RV64-LABEL: add_sext_shl_moreOneUse_sext:
66+
; RV64: # %bb.0: # %entry
67+
; RV64-NEXT: addiw a3, a1, 5
68+
; RV64-NEXT: slli a4, a3, 2
69+
; RV64-NEXT: add a4, a0, a4
70+
; RV64-NEXT: sw a2, 0(a4)
71+
; RV64-NEXT: sext.w a1, a1
72+
; RV64-NEXT: slli a1, a1, 2
73+
; RV64-NEXT: add a0, a1, a0
74+
; RV64-NEXT: sw a2, 24(a0)
75+
; RV64-NEXT: sd a3, 140(a0)
76+
; RV64-NEXT: ret
77+
entry:
78+
%add = add nsw i32 %a, 5
79+
%idxprom = sext i32 %add to i64
80+
%arrayidx = getelementptr inbounds i32, ptr %array1, i64 %idxprom
81+
store i32 %b, ptr %arrayidx
82+
%add3 = add nsw i32 %a, 6
83+
%idxprom4 = sext i32 %add3 to i64
84+
%arrayidx5 = getelementptr inbounds i32, ptr %array1, i64 %idxprom4
85+
store i32 %b, ptr %arrayidx5
86+
%add6 = add nsw i32 %a, 35
87+
%idxprom7 = sext i32 %add6 to i64
88+
%arrayidx8 = getelementptr inbounds i32, ptr %array1, i64 %idxprom7
89+
store i64 %idxprom, ptr %arrayidx8
90+
ret void
91+
}
92+
93+
; test of jumpping, find add's operand has one more use can simplified
94+
define void @add_sext_shl_moreOneUse_add_inSelect(ptr %array1, i32 signext %a, i32 %b, i32 signext %x) {
95+
; RV64-LABEL: add_sext_shl_moreOneUse_add_inSelect:
96+
; RV64: # %bb.0: # %entry
97+
; RV64-NEXT: addiw a4, a1, 5
98+
; RV64-NEXT: slli a5, a4, 2
99+
; RV64-NEXT: add a5, a0, a5
100+
; RV64-NEXT: mv a6, a4
101+
; RV64-NEXT: bgtz a3, .LBB3_2
102+
; RV64-NEXT: # %bb.1: # %entry
103+
; RV64-NEXT: mv a6, a2
104+
; RV64-NEXT: .LBB3_2: # %entry
105+
; RV64-NEXT: sw a6, 0(a5)
106+
; RV64-NEXT: slli a1, a1, 2
107+
; RV64-NEXT: add a0, a1, a0
108+
; RV64-NEXT: sw a6, 24(a0)
109+
; RV64-NEXT: sw a4, 140(a0)
110+
; RV64-NEXT: ret
111+
entry:
112+
%add = add nsw i32 %a, 5
113+
%cmp = icmp sgt i32 %x, 0
114+
%idxprom = sext i32 %add to i64
115+
%arrayidx = getelementptr inbounds i32, ptr %array1, i64 %idxprom
116+
%add.b = select i1 %cmp, i32 %add, i32 %b
117+
store i32 %add.b, ptr %arrayidx
118+
%add5 = add nsw i32 %a, 6
119+
%idxprom6 = sext i32 %add5 to i64
120+
%arrayidx7 = getelementptr inbounds i32, ptr %array1, i64 %idxprom6
121+
store i32 %add.b, ptr %arrayidx7
122+
%add8 = add nsw i32 %a, 35
123+
%idxprom9 = sext i32 %add8 to i64
124+
%arrayidx10 = getelementptr inbounds i32, ptr %array1, i64 %idxprom9
125+
store i32 %add, ptr %arrayidx10
126+
ret void
127+
}
128+
129+
define void @add_sext_shl_moreOneUse_add_inSelect_addexceedsign12(ptr %array1, i32 signext %a, i32 %b, i32 signext %x) {
130+
; RV64-LABEL: add_sext_shl_moreOneUse_add_inSelect_addexceedsign12:
131+
; RV64: # %bb.0: # %entry
132+
; RV64-NEXT: addi a4, a1, 2047
133+
; RV64-NEXT: addiw a4, a4, 1
134+
; RV64-NEXT: slli a6, a4, 2
135+
; RV64-NEXT: add a6, a0, a6
136+
; RV64-NEXT: mv a5, a4
137+
; RV64-NEXT: bgtz a3, .LBB4_2
138+
; RV64-NEXT: # %bb.1: # %entry
139+
; RV64-NEXT: mv a5, a2
140+
; RV64-NEXT: .LBB4_2: # %entry
141+
; RV64-NEXT: sw a5, 0(a6)
142+
; RV64-NEXT: slli a1, a1, 2
143+
; RV64-NEXT: add a0, a0, a1
144+
; RV64-NEXT: lui a1, 2
145+
; RV64-NEXT: add a0, a0, a1
146+
; RV64-NEXT: sw a5, 4(a0)
147+
; RV64-NEXT: sw a4, 120(a0)
148+
; RV64-NEXT: ret
149+
entry:
150+
%add = add nsw i32 %a, 2048
151+
%cmp = icmp sgt i32 %x, 0
152+
%idxprom = sext i32 %add to i64
153+
%arrayidx = getelementptr inbounds i32, ptr %array1, i64 %idxprom
154+
%add.b = select i1 %cmp, i32 %add, i32 %b
155+
store i32 %add.b, ptr %arrayidx
156+
%0 = sext i32 %a to i64
157+
%1 = getelementptr i32, ptr %array1, i64 %0
158+
%arrayidx7 = getelementptr i8, ptr %1, i64 8196
159+
store i32 %add.b, ptr %arrayidx7
160+
%arrayidx10 = getelementptr i8, ptr %1, i64 8312
161+
store i32 %add, ptr %arrayidx10
162+
ret void
163+
}
164+
165+
define void @add_shl_moreOneUse_inSelect(ptr %array1, i64 %a, i64 %b, i64 %x) {
166+
; RV64-LABEL: add_shl_moreOneUse_inSelect:
167+
; RV64: # %bb.0: # %entry
168+
; RV64-NEXT: addi a4, a1, 5
169+
; RV64-NEXT: mv a5, a4
170+
; RV64-NEXT: bgtz a3, .LBB5_2
171+
; RV64-NEXT: # %bb.1: # %entry
172+
; RV64-NEXT: mv a5, a2
173+
; RV64-NEXT: .LBB5_2: # %entry
174+
; RV64-NEXT: slli a2, a4, 3
175+
; RV64-NEXT: add a2, a0, a2
176+
; RV64-NEXT: sd a5, 0(a2)
177+
; RV64-NEXT: slli a1, a1, 3
178+
; RV64-NEXT: add a0, a1, a0
179+
; RV64-NEXT: sd a5, 48(a0)
180+
; RV64-NEXT: sd a4, 280(a0)
181+
; RV64-NEXT: ret
182+
entry:
183+
%add = add nsw i64 %a, 5
184+
%cmp = icmp sgt i64 %x, 0
185+
%spec.select = select i1 %cmp, i64 %add, i64 %b
186+
%0 = getelementptr inbounds i64, ptr %array1, i64 %add
187+
store i64 %spec.select, ptr %0
188+
%add3 = add nsw i64 %a, 6
189+
%arrayidx4 = getelementptr inbounds i64, ptr %array1, i64 %add3
190+
store i64 %spec.select, ptr %arrayidx4
191+
%add5 = add nsw i64 %a, 35
192+
%arrayidx6 = getelementptr inbounds i64, ptr %array1, i64 %add5
193+
store i64 %add, ptr %arrayidx6
194+
ret void
195+
}

‎llvm/test/CodeGen/RISCV/add_shl_constant.ll

Lines changed: 132 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,132 @@
1+
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py UTC_ARGS: --version 5
2+
; RUN: llc -mtriple=riscv32 -verify-machineinstrs < %s \
3+
; RUN: | FileCheck -check-prefix=RV32 %s
4+
5+
define i32 @add_shl_oneUse(i32 %x, i32 %y) nounwind {
6+
; RV32-LABEL: add_shl_oneUse:
7+
; RV32: # %bb.0:
8+
; RV32-NEXT: slli a0, a0, 3
9+
; RV32-NEXT: add a0, a0, a1
10+
; RV32-NEXT: addi a0, a0, 984
11+
; RV32-NEXT: ret
12+
%add.0 = add i32 %x, 123
13+
%shl = shl i32 %add.0, 3
14+
%add.1 = add i32 %shl, %y
15+
ret i32 %add.1
16+
}
17+
18+
define void @add_shl_moreOneUse_inStore(ptr %array1, i32 %a, i32 %b) {
19+
; RV32-LABEL: add_shl_moreOneUse_inStore:
20+
; RV32: # %bb.0: # %entry
21+
; RV32-NEXT: addi a3, a1, 5
22+
; RV32-NEXT: slli a4, a3, 2
23+
; RV32-NEXT: add a4, a0, a4
24+
; RV32-NEXT: sw a2, 0(a4)
25+
; RV32-NEXT: slli a1, a1, 2
26+
; RV32-NEXT: add a0, a0, a1
27+
; RV32-NEXT: sw a2, 24(a0)
28+
; RV32-NEXT: sw a3, 140(a0)
29+
; RV32-NEXT: ret
30+
entry:
31+
%add = add nsw i32 %a, 5
32+
%arrayidx = getelementptr inbounds i32, ptr %array1, i32 %add
33+
store i32 %b, ptr %arrayidx
34+
%0 = getelementptr i32, ptr %array1, i32 %a
35+
%arrayidx3 = getelementptr i8, ptr %0, i32 24
36+
store i32 %b, ptr %arrayidx3
37+
%arrayidx5 = getelementptr i8, ptr %0, i32 140
38+
store i32 %add, ptr %arrayidx5
39+
ret void
40+
}
41+
42+
define void @add_shl_moreOneUse_inStore_addexceedsign12(ptr %array1, i32 %a, i32 %b) {
43+
; RV32-LABEL: add_shl_moreOneUse_inStore_addexceedsign12:
44+
; RV32: # %bb.0: # %entry
45+
; RV32-NEXT: addi a3, a1, 2047
46+
; RV32-NEXT: addi a3, a3, 1
47+
; RV32-NEXT: slli a4, a3, 2
48+
; RV32-NEXT: add a4, a0, a4
49+
; RV32-NEXT: sw a2, 0(a4)
50+
; RV32-NEXT: slli a1, a1, 2
51+
; RV32-NEXT: add a0, a0, a1
52+
; RV32-NEXT: lui a1, 2
53+
; RV32-NEXT: add a0, a0, a1
54+
; RV32-NEXT: sw a3, 4(a0)
55+
; RV32-NEXT: sw a2, 120(a0)
56+
; RV32-NEXT: ret
57+
entry:
58+
%add = add nsw i32 %a, 2048
59+
%arrayidx = getelementptr inbounds i32, ptr %array1, i32 %add
60+
store i32 %b, ptr %arrayidx
61+
%0 = getelementptr i32, ptr %array1, i32 %a
62+
%arrayidx2 = getelementptr i8, ptr %0, i32 8196
63+
store i32 %add, ptr %arrayidx2
64+
%arrayidx4 = getelementptr i8, ptr %0, i32 8312
65+
store i32 %b, ptr %arrayidx4
66+
ret void
67+
}
68+
69+
define void @add_shl_moreOneUse_inSelect(ptr %array1, i32 %a, i32 %b, i32 %x) {
70+
; RV32-LABEL: add_shl_moreOneUse_inSelect:
71+
; RV32: # %bb.0: # %entry
72+
; RV32-NEXT: addi a4, a1, 5
73+
; RV32-NEXT: mv a5, a4
74+
; RV32-NEXT: bgtz a3, .LBB3_2
75+
; RV32-NEXT: # %bb.1: # %entry
76+
; RV32-NEXT: mv a5, a2
77+
; RV32-NEXT: .LBB3_2: # %entry
78+
; RV32-NEXT: slli a2, a4, 2
79+
; RV32-NEXT: add a2, a0, a2
80+
; RV32-NEXT: sw a5, 0(a2)
81+
; RV32-NEXT: slli a1, a1, 2
82+
; RV32-NEXT: add a0, a0, a1
83+
; RV32-NEXT: sw a5, 24(a0)
84+
; RV32-NEXT: sw a4, 140(a0)
85+
; RV32-NEXT: ret
86+
entry:
87+
%add = add nsw i32 %a, 5
88+
%cmp = icmp sgt i32 %x, 0
89+
%cond = select i1 %cmp, i32 %add, i32 %b
90+
%arrayidx = getelementptr inbounds i32, ptr %array1, i32 %add
91+
store i32 %cond, ptr %arrayidx
92+
%0 = getelementptr i32, ptr %array1, i32 %a
93+
%arrayidx2 = getelementptr i32, ptr %0, i32 6
94+
store i32 %cond, ptr %arrayidx2
95+
%arrayidx4 = getelementptr i32, ptr %0, i32 35
96+
store i32 %add, ptr %arrayidx4
97+
ret void
98+
}
99+
100+
define void @add_shl_moreOneUse_inSelect_addexceedsign12(ptr %array1, i32 %a, i32 %b, i32 %x) {
101+
; RV32-LABEL: add_shl_moreOneUse_inSelect_addexceedsign12:
102+
; RV32: # %bb.0: # %entry
103+
; RV32-NEXT: addi a4, a1, 2047
104+
; RV32-NEXT: addi a4, a4, 1
105+
; RV32-NEXT: mv a5, a4
106+
; RV32-NEXT: bgtz a3, .LBB4_2
107+
; RV32-NEXT: # %bb.1: # %entry
108+
; RV32-NEXT: mv a5, a2
109+
; RV32-NEXT: .LBB4_2: # %entry
110+
; RV32-NEXT: slli a2, a4, 2
111+
; RV32-NEXT: add a2, a0, a2
112+
; RV32-NEXT: sw a5, 0(a2)
113+
; RV32-NEXT: slli a1, a1, 2
114+
; RV32-NEXT: add a0, a0, a1
115+
; RV32-NEXT: lui a1, 2
116+
; RV32-NEXT: add a0, a0, a1
117+
; RV32-NEXT: sw a5, 4(a0)
118+
; RV32-NEXT: sw a4, 120(a0)
119+
; RV32-NEXT: ret
120+
entry:
121+
%add = add nsw i32 %a, 2048
122+
%cmp = icmp sgt i32 %x, 0
123+
%spec.select = select i1 %cmp, i32 %add, i32 %b
124+
%0 = getelementptr inbounds i32, ptr %array1, i32 %add
125+
store i32 %spec.select, ptr %0, align 4
126+
%1 = getelementptr i32, ptr %array1, i32 %a
127+
%arrayidx4 = getelementptr i8, ptr %1, i32 8196
128+
store i32 %spec.select, ptr %arrayidx4
129+
%arrayidx6 = getelementptr i8, ptr %1, i32 8312
130+
store i32 %add, ptr %arrayidx6
131+
ret void
132+
}

0 commit comments

Comments
 (0)