Skip to content

Conversation

@AlexandreSinger
Copy link
Contributor

The incremental STA consistency coverage was very good, but was just missing a multiclock circuit with an SDC file.

Added a quick test.

Resolves issue #1310

The incremental STA consistency coverage was very good, but was just
missing a multiclock circuit with an SDC file.

Added a quick test.
@vaughnbetz vaughnbetz merged commit 7599927 into verilog-to-routing:master May 20, 2025
36 checks passed
@AlexandreSinger AlexandreSinger deleted the feature-test-incremental-sta branch May 20, 2025 13:49
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

2 participants