Skip to content

Actions: verilog-to-routing/vtr-verilog-to-routing

Actions

NightlyTestManual

Actions

Loading...
Loading

Show workflow options

Create status badge

Loading
91 workflow runs
91 workflow runs

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

NightlyTestManual
NightlyTestManual #68: Manually run by AlexandreSinger
21h 41m 29s master
NightlyTestManual
NightlyTestManual #67: Scheduled
1d 0h 0m 1s master
NightlyTestManual
NightlyTestManual #66: Scheduled
2h 27m 6s master
NightlyTestManual
NightlyTestManual #65: Scheduled
19h 32m 7s master
NightlyTestManual
NightlyTestManual #64: Scheduled
19h 27m 21s master
NightlyTestManual
NightlyTestManual #63: Scheduled
19h 36m 8s master
NightlyTestManual
NightlyTestManual #62: Scheduled
19h 37m 10s master
NightlyTestManual
NightlyTestManual #61: Manually run by amin1377
NightlyTestManual
NightlyTestManual #60: Manually run by amin1377
20h 29m 14s add_tileable_rr_graph
NightlyTestManual
NightlyTestManual #59: Manually run by loglav03
19h 9m 49s yosys_to_submodule
NightlyTestManual
NightlyTestManual #58: Scheduled
19h 7m 3s master
NightlyTestManual
NightlyTestManual #57: Manually run by AmirhosseinPoolad
19h 20m 59s master
NightlyTestManual
NightlyTestManual #56: Scheduled
19h 27m 13s master
NightlyTestManual
NightlyTestManual #53: Scheduled
19h 31m 10s master
NightlyTestManual
NightlyTestManual #50: Scheduled
18h 2m 7s master
NightlyTestManual
NightlyTestManual #49: Manually run by amin1377
NightlyTestManual
NightlyTestManual #47: Manually run by amin1377
NightlyTestManual
NightlyTestManual #46: Scheduled
18h 14m 26s master
NightlyTestManual
NightlyTestManual #45: Manually run by amin1377
18h 2m 9s openfpga_update
NightlyTestManual
NightlyTestManual #44: Scheduled
18h 2m 47s master