

# STM32G0B0KE/CE/RE/VE

Arm<sup>®</sup> Cortex<sup>®</sup>-M0+ 32-bit MCU, 512KB Flash, 144KB RAM, 6x USART, timers, ADC, comm. I/Fs, 2.0-3.6 V

Datasheet - production data

### **Features**

- Includes ST state-of-the-art patented technology
- Core: Arm<sup>®</sup> 32-bit Cortex<sup>®</sup>-M0+ CPU, frequency up to 64 MHz
- -40°C to 85°C operating temperature
- Memories
  - 512 Kbytes of flash memory with protection, two banks, read-while-write support
  - 144 Kbytes of SRAM (128 Kbytes with HW parity check)
- CRC calculation unit
- Reset and power management
  - Voltage range: 2.0 V to 3.6 V
  - Power-on/Power-down reset (POR/PDR)
  - Low-power modes:
     Sleep, Stop, Standby
  - V<sub>BAT</sub> supply for RTC and backup registers
- Clock management
  - 4 to 48 MHz crystal oscillator
  - 32 kHz crystal oscillator with calibration
  - Internal 16 MHz RC with PLL option (±1 %)
  - Internal 32 kHz RC oscillator (±5 %)
- Up to 93 fast I/Os
  - All mappable on external interrupt vectors
  - Multiple 5 V-tolerant I/Os
- 12-channel DMA controller with flexible mapping
- 12-bit, 0.4 µs ADC (up to 16 ext. channels)
  - Up to 16-bit with hardware oversampling
  - Conversion range: 0 to 3.6V
- 12 timers: 16-bit for advanced motor control, six 16-bit general-purpose, two basic 16-bit, two watchdogs, SysTick timer
- Calendar RTC with alarm and periodic wakeup from Stop/Standby



LQFP48 (7 × 7 mm) LQFP48 (7 × 7 mm) LQFP64 (10 × 10 mm) LQFP100 (14 × 14 mm)

- Communication interfaces
  - Three I<sup>2</sup>C-bus interfaces supporting Fastmode Plus (1 Mbit/s) with extra current sink, two supporting SMBus/PMBus and wakeup from Stop mode
  - Six USARTs with master/slave synchronous SPI; three supporting ISO7816 interface, LIN, IrDA capability, auto baud rate detection and wakeup feature
  - Three SPIs (32 Mbit/s) with 4- to 16-bit programmable bitframe, two multiplexed with I<sup>2</sup>S interface; six extra SPIs through USARTs
- USB 2.0 FS device and host controller
- Development support: serial wire debug (SWD)
- All packages ECOPACK 2 compliant

# **Contents**

1	Intro	duction		8
2	Desc	ription		9
3	Fund	tional o	verview	12
	3.1	Arm <sup>®</sup> C	Cortex <sup>®</sup> -M0+ core with MPU	12
	3.2	Memor	y protection unit	12
	3.3	Embed	ded flash memory	12
	3.4	Embed	ded SRAM	13
	3.5	Boot m	odes	14
	3.6	Cyclic r	edundancy check calculation unit (CRC)	14
	3.7	•	supply management	
		3.7.1	Power supply schemes	
		3.7.2	Power supply supervisor	15
		3.7.3	Voltage regulator	16
		3.7.4	Low-power modes	16
		3.7.5	Reset mode	17
		3.7.6	VBAT operation	17
	3.8	Interco	nnect of peripherals	17
	3.9	Clocks	and startup	18
	3.10	Genera	al-purpose inputs/outputs (GPIOs)	19
	3.11	Direct r	memory access controller (DMA)	19
	3.12	DMA re	equest multiplexer (DMAMUX)	20
	3.13	Interrup	ots and events	20
		3.13.1	Nested vectored interrupt controller (NVIC)	21
		3.13.2	Extended interrupt/event controller (EXTI)	21
	3.14	Analog-	-to-digital converter (ADC)	21
		3.14.1	Temperature sensor	22
		3.14.2	Internal voltage reference (V <sub>REFINT</sub> )	22
		3.14.3	V <sub>BAT</sub> battery voltage monitoring	23
	3.15	Timers	and watchdogs	23
		3.15.1	Advanced-control timer (TIM1)	23
		3.15.2	General-purpose timers (TIM3, 4, 14, 15, 16, 17)	24



		3.15.3	Basic timers (TIM6 and TIM7)	24
		3.15.4	Independent watchdog (IWDG)	24
		3.15.5	System window watchdog (WWDG)	24
		3.15.6	SysTick timer	25
	3.16	Real-tii	me clock (RTC), tamper (TAMP) and backup registers	25
	3.17	Inter-in	tegrated circuit interface (I <sup>2</sup> C)	26
	3.18	Univers	sal synchronous/asynchronous receiver transmitter (USART)	27
	3.19	Serial	peripheral interface (SPI)	28
	3.20	Univers	sal serial bus full-speed host/device interface (USB)	28
	3.21		ppment support	
		3.21.1	Serial wire debug port (SW-DP)	
4	Pino	uts, pin	description and alternate functions	29
5	Elect	trical ch	naracteristics	46
	5.1	Param	eter conditions	46
		5.1.1	Minimum and maximum values	46
		5.1.2	Typical values	46
		5.1.3	Typical curves	46
		5.1.4	Loading capacitor	46
		5.1.5	Pin input voltage	46
		5.1.6	Power supply scheme	47
		5.1.7	Current consumption measurement	48
	5.2	Absolu	te maximum ratings	48
	5.3	Operat	ing conditions	49
		5.3.1	General operating conditions	49
		5.3.2	Operating conditions at power-up / power-down	50
		5.3.3	Embedded reset and power control block characteristics	50
		5.3.4	Embedded voltage reference	50
		5.3.5	Supply current characteristics	51
		5.3.6	Wakeup time from low-power modes and voltage scaling transition times	58
		5.3.7	External clock source characteristics	59
		5.3.8	Internal clock source characteristics	63
		5.3.9	PLL characteristics	64
		5.3.10	Flash memory characteristics	65



		5.3.11	EMC characteristics	66
		5.3.12	Electrical sensitivity characteristics	67
		5.3.13	I/O current injection characteristics	68
		5.3.14	I/O port characteristics	69
		5.3.15	NRST input characteristics	74
		5.3.16	Analog switch booster	75
		5.3.17	Analog-to-digital converter characteristics	76
		5.3.18	Temperature sensor characteristics	81
		5.3.19	V <sub>BAT</sub> monitoring characteristics	81
		5.3.20	Timer characteristics	81
		5.3.21	Characteristics of communication interfaces	82
6	Pack	age info	ormation	92
	6.1	Device	marking	92
	6.2	LQFP3	2 package information (5V)	93
	6.3	LQFP4	8 package information (5B)	97
	6.4	LQFP6	4 package information (5W)	100
	6.5	LQFP1	00 package information (1L)	103
	6.6	Therma	al characteristics	106
		6.6.1	Reference document	106
7	Orde	ering inf	ormation	107
8	Impo	ortant se	ecurity notice	108
9	Revi	sion his	tory	109

# List of tables

Toble 1	Features and peripheral counts	10
Table 1.		
Table 2.	Access status versus readout protection level and execution modes	
Table 3.	Interconnect of peripherals	
Table 4.	Temperature sensor calibration values	
Table 5.	Internal voltage reference calibration values	
Table 6.	Timer feature comparison	
Table 7.	I <sup>2</sup> C implementation	
Table 8.	USART implementation	
Table 9.	SPI/I2S implementation	
Table 10.	Terms and symbols used in <i>Table 11</i>	
Table 11.	Pin assignment and description	
Table 12.	Port A alternate function mapping (AF0 to AF7)	. 38
Table 13.	Port A alternate function mapping (AF8 to AF15)	. 39
Table 14.	Port B alternate function mapping (AF0 to AF7)	. 40
Table 15.	Port B alternate function mapping (AF8 to AF15)	. 41
Table 16.	Port C alternate function mapping	
Table 17.	Port D alternate function mapping	
Table 18.	Port E alternate function mapping	
Table 19.	Port F alternate function mapping	
Table 20.	Voltage characteristics	
Table 21.	Current characteristics	
Table 22.	Thermal characteristics	
Table 23.	General operating conditions	
Table 24.	Operating conditions at power-up / power-down	
Table 25.	Embedded reset and power control block characteristics.	
Table 26.	Embedded internal voltage reference	
Table 27.	Current consumption in Run and Low-power run modes	. 00
Table 27.	at different die temperatures	52
Table 28.	Current consumption in Sleep and Low-power sleep modes	
Table 29.	Current consumption in Stop 0 mode	
Table 29.	Current consumption in Stop 1 mode	
Table 30.	Current consumption in Standby mode	
Table 31.	Current consumption in VBAT mode	
	·	
Table 33.	Current consumption of peripherals	
Table 34.	Low-power mode wakeup times	
Table 35.	Regulator mode transition times	
Table 36.	High-speed external user clock characteristics	
Table 37.	Low-speed external user clock characteristics	
Table 38.	HSE oscillator characteristics	
Table 39.	LSE oscillator characteristics (f <sub>LSE</sub> = 32.768 kHz)	
Table 40.	HSI16 oscillator characteristics	
Table 41.	LSI oscillator characteristics	
Table 42.	PLL characteristics	
Table 43.	Flash memory characteristics	. 65
Table 44.	Flash memory endurance and data retention	
Table 45.	EMS characteristics	. 66
Table 46.	EMI characteristics	
Table 47.	ESD absolute maximum ratings	. 67



# STM32G0B0KE/CE/RE/VE

Table 48.	Electrical sensitivity
Table 49.	I/O current injection susceptibility
Table 50.	I/O static characteristics
Table 51.	Input characteristics of FT_e I/Os71
Table 52.	Output voltage characteristics
Table 53.	Non-FT_c I/O output timing characteristics
Table 54.	FT_c I/O output timing characteristics
Table 55.	NRST pin characteristics
Table 56.	Analog switch booster characteristics75
Table 57.	ADC characteristics
Table 58.	Maximum ADC R <sub>AIN</sub>
Table 59.	ADC accuracy79
Table 60.	TS characteristics
Table 61.	V <sub>BAT</sub> monitoring characteristics
Table 62.	V <sub>BAT</sub> charging characteristics
Table 63.	TIMx characteristics
Table 64.	IWDG min/max timeout period at 32 kHz LSI clock
Table 65.	Minimum I2CCLK frequency83
Table 66.	I2C analog filter characteristics
Table 67.	SPI characteristics
Table 68.	I <sup>2</sup> S characteristics86
Table 69.	USART characteristics in SPI mode
Table 70.	USB FS electrical characteristics
Table 71.	LQFP32 - Mechanical data
Table 72.	LQFP48 - Mechanical data
Table 73.	LQFP64 - Mechanical data
Table 74.	LQFP100 - Mechanical data
Table 75.	Package thermal characteristics
Table 76.	Document revision history



# List of figures

Figure 1.	Block diagram	. 11
Figure 2.	Power supply overview	. 15
Figure 3.	STM32G0B0KxT LQFP32 pinout	. 29
Figure 4.	STM32G0B0CxT LQFP48 pinout	. 29
Figure 5.	STM32G0B0RxT LQFP64 pinout	. 30
Figure 6.	STM32G0B0VxT LQFP100 pinout	. 31
Figure 7.	Pin loading conditions	. 46
Figure 8.	Pin input voltage	. 46
Figure 9.	Power supply scheme	. 47
Figure 10.	Current consumption measurement scheme	. 48
Figure 11.	V <sub>REFINT</sub> vs. temperature	. 51
Figure 12.	High-speed external clock source AC timing diagram	. 59
Figure 13.	Low-speed external clock source AC timing diagram	. 60
Figure 14.	Typical application with an 8 MHz crystal	. 62
Figure 15.	Typical application with a 32.768 kHz crystal	. 63
Figure 16.	I/O input characteristics	
Figure 17.	Current injection into FT_e input with diode active	. 71
Figure 18.	I/O AC characteristics definition	
Figure 19.	Recommended NRST pin protection	. 75
Figure 20.	ADC accuracy characteristics	. 80
Figure 21.	ADC typical connection diagram	
Figure 22.	SPI timing diagram - slave mode and CPHA = 0	
Figure 23.	SPI timing diagram - slave mode and CPHA = 1	. 85
Figure 24.	SPI timing diagram - master mode	. 86
Figure 25.	I <sup>2</sup> S slave timing diagram (Philips protocol)	. 87
Figure 26.	I <sup>2</sup> S master timing diagram (Philips protocol)	. 88
Figure 27.	USART timing diagram in SPI master mode	. 89
Figure 28.	USART timing diagram in SPI slave mode	. 90
Figure 29.	USB timings – definition of data signal rise and fall time	. 91
Figure 30.	LQFP32 - Outline	. 93
Figure 31.	LQFP32 – Footprint example	
Figure 32.	LQFP48 - Outline <sup>(15)</sup>	. 97
Figure 33.	LQFP48 - Footprint example	
Figure 34.	LQFP64 - Outline <sup>(15)</sup>	100
Figure 35.	LQFP64 - Footprint example	
Figure 36.	LQFP100 - Outline <sup>(15)</sup>	103
Figure 37		105



DS13565 Rev 3 7/111

# 1 Introduction

This document provides information on STM32G0B0KE/CE/RE/VE microcontrollers, such as description, functional overview, pin assignment and definition, electrical characteristics, packaging, and ordering codes.

Information on memory mapping and control registers is object of reference manual RM0454.

For information on the device errata with respect to the datasheet and reference manual, refer to the STM32G0B0KE/CE/RE/VE errata sheet ES0547.

Information on Arm<sup>®</sup>(a) Cortex<sup>®</sup>-M0+ core is available from the www.arm.com website.







a. Arm is a registered trademark of Arm Limited (or its subsidiaries) in the US and/or elsewhere.

# 2 Description

The STM32G0B0KE/CE/RE/VE mainstream microcontrollers are based on high-performance Arm<sup>®</sup> Cortex<sup>®</sup>-M0+ 32-bit RISC core operating at up to 64 MHz frequency. Offering a high level of integration, they are suitable for a wide range of applications in consumer, industrial and appliance domains and ready for the Internet of Things (IoT) solutions.

The devices incorporate a memory protection unit (MPU), high-speed embedded memories (144 Kbytes of SRAM and 512 Kbytes of flash program memory with read protection, write protection), DMA, an extensive range of system functions, enhanced I/Os, and peripherals. The devices offer standard communication interfaces (three I<sup>2</sup>Cs, three SPIs / two I<sup>2</sup>S, one full-speed USB, and six USARTs), one 12-bit ADC (2.5 MSps) with up to 19 channels, a low-power RTC, an advanced control PWM timer, six general-purpose 16-bit timers, two basic timers, two watchdog timers, and a SysTick timer.

The devices operate within ambient temperatures from -40 to 85°C and with supply voltages from 2.0 V to 3.6 V. Optimized dynamic consumption combined with a comprehensive set of power-saving modes allows the design of low-power applications.

VBAT direct battery input allows keeping RTC and backup registers powered.

The devices come in packages with 32 to 100 pins.



DS13565 Rev 3 9/111

Table 1. Features and peripheral counts

	Table 1. Features and peripheral counts							
	Peripheral	STM32G0B0KE	STM32G0B0CE	STM32G0B0RE	STM32G0B0VE			
	Flash memory (Kbyte)		512					
	SRAM (Kbyte)	128	(parity-protected) or	144 (not parity-protect	ted)			
	Advanced control		1 (10	6-bit)				
S	General-purpose		6 (10	6-bit)				
Timers	Basic		2 (10	6-bit)				
	SysTick			1				
	Watchdog		;	2				
	SPI [I <sup>2</sup> S] <sup>(1)</sup>		3 [2] + 6 extra t	hrough USARTs				
Comm. interfaces	I <sup>2</sup> C		;	3				
Comm. nterface	USART		6					
	USB	1 <sup>(2)</sup> 1						
	RTC	Yes						
	Tamper pins	3						
	Random number generator	No						
	AES	No						
	GPIOs	29	43	59	93			
	Wakeup pins	4		5	8			
	ADC channels (ext. + int.)	11 + 2	14+ 3	16	+ 3			
Internal voltage reference buffer		No						
Max. CPU frequency		64 MHz						
	Operating voltage	2.0 to 3.6 V						
	Operating temperature <sup>(3)</sup>	Ambient: -40 to 85 °C Junction: -40 to 105 °C						
	Number of pins	32	48	64	100			

<sup>1.</sup> The numbers in brackets denote the count of SPI interfaces configurable as  $I^2S$  interface.

<sup>2.</sup> The HSE crystal oscillator is not available on 32-pin packages. The precise clock for the USB peripheral must be provided by some other means.

<sup>3.</sup> Depends on order code. Refer to Section 7: Ordering information for details.




Figure 1. Block diagram

# 3 Functional overview

# 3.1 Arm<sup>®</sup> Cortex<sup>®</sup>-M0+ core with MPU

The Cortex-M0+ is an entry-level 32-bit Arm Cortex processor designed for a broad range of embedded applications. It offers significant benefits to developers, including:

- a simple architecture, easy to learn and program
- ultra-low power, energy-efficient operation
- excellent code density
- deterministic, high-performance interrupt handling
- upward compatibility with Cortex-M processor family
- platform security robustness, with integrated Memory Protection Unit (MPU).

The Cortex-M0+ processor is built on a highly area- and power-optimized 32-bit core, with a 2-stage pipeline Von Neumann architecture. The processor delivers exceptional energy efficiency through a small but powerful instruction set and extensively optimized design, providing high-end processing hardware including a single-cycle multiplier.

The Cortex-M0+ processor provides the exceptional performance expected of a modern 32-bit architecture, with a higher code density than other 8-bit and 16-bit microcontrollers.

Owing to embedded Arm core, the STM32G0B0KE/CE/RE/VE devices are compatible with Arm tools and software.

The Cortex-M0+ is tightly coupled with a nested vectored interrupt controller (NVIC) described in Section 3.13.1.

# 3.2 Memory protection unit

The memory protection unit (MPU) is used to manage the CPU accesses to memory to prevent one task to accidentally corrupt the memory or resources used by any other active task.

The MPU is especially helpful for applications where some critical or certified code has to be protected against the misbehavior of other tasks. It is usually managed by an RTOS (real-time operating system). If a program accesses a memory location that is prohibited by the MPU, the RTOS can detect it and take action. In an RTOS environment, the kernel can dynamically update the MPU area setting, based on the process to be executed.

The MPU is optional and can be bypassed for applications that do not need it.

# 3.3 Embedded flash memory

STM32G0B0KE/CE/RE/VE devices feature 512 Kbytes of embedded flash memory available for storing code and data.

Flexible protections can be configured thanks to option bytes:

- Readout protection (RDP) to protect the whole memory. Three levels are available:
  - Level 0: no readout protection
  - Level 1: memory readout protection: the flash memory cannot be read from or written to if either debug features are connected, boot in RAM or bootloader is selected
  - Level 2: chip readout protection: debug features (Cortex-M0+ serial wire), boot in RAM and bootloader selection are disabled. This selection is irreversible.

Area	Protection	User execution			Debug, boot from RAM or boot from system memory (loader)			
	level	Read	Write	Erase	Read	Write	Erase	
User	1	Yes	Yes	Yes	No	No	No	
memory	2	Yes	Yes	Yes	N/A	N/A	N/A	
System	1	Yes	No	No	Yes	No	No	
memory	2	Yes	No	No	N/A	N/A	N/A	
Option	1	Yes	Yes	Yes	Yes	Yes	Yes	
bytes	2	Yes	No	No	N/A	N/A	N/A	
Backup registers	1	Yes	Yes	N/A <sup>(1)</sup>	No	No	N/A <sup>(1)</sup>	
	2	Yes	Yes	N/A	N/A	N/A	N/A	

<sup>1.</sup> Erased upon RDP change from Level 1 to Level 0.

 Write protection (WRP): the protected area is protected against erasing and programming. Two areas per bank can be selected, with 2-Kbyte granularity.

The whole non-volatile memory embeds the error correction code (ECC) feature supporting:

- single error detection and correction
- double error detection
- readout of the ECC fail address from the ECC register

### 3.4 Embedded SRAM

STM32G0B0KE/CE/RE/VE devices have 128 Kbytes of embedded SRAM with parity. Hardware parity check allows memory data errors to be detected, which contributes to increasing functional safety of applications.

When the parity protection is not required because the application is not safety-critical, the parity memory bits can be used as additional SRAM, to increase its total size to 144 Kbytes.

The memory can be read/write-accessed at CPU clock speed, with 0 wait states.

# 3.5 Boot modes

At startup, the boot pin and boot selector option bit are used to select one of the three boot options:

- boot from User flash memory
- boot from System memory
- boot from embedded SRAM

The boot pin is shared with a standard GPIO and can be enabled through the boot selector option bit. If the BOOT0 pin selects the boot from the main flash memory of which the first location is empty, the flash memory empty checker forces the boot from the system memory.

The system memory contains an embedded boot loader. It manages the flash memory reprogramming through one of the following interfaces:

- USART on pins PA9/PA10, PC10/PC11, or PA2/PA3
- I<sup>2</sup>C-bus on pins PB6/PB7 or PB10/PB11
- SPI on pins PA4/PA5/PA6/PA7 or PB12/PB13/PB14/PB15
- USB on pins PA11/PA12 (except for STM32G0B0KE)

When boot loader is executed, it configures some of the GPIOs out of their by-default high-Z state. Refer to AN2606 for more details on the boot loader and on the GPIO configuration when booting from the system memory.

# 3.6 Cyclic redundancy check calculation unit (CRC)

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code using a configurable generator polynomial value and size.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the flash memory integrity. The CRC calculation unit helps compute a signature of the software during runtime, to be compared with a reference signature generated at link time and stored at a given memory location.

# 3.7 Power supply management

# 3.7.1 Power supply schemes

The STM32G0B0KE/CE/RE/VE devices require a 2.0 V to 3.6 V operating supply voltage (V<sub>DD</sub>). Several different power supplies are provided to specific peripherals:

V<sub>DD</sub> = 2.0 to 3.6 V

 $V_{DD}$  is the external power supply for the internal regulator and the system analog such as reset, power management and internal clocks. It is provided externally through VDD/VDDA and VDD pins.

V<sub>DDA</sub> = 2.0 V to 3.6 V

 $V_{DDA}$  is the analog power supply for the A/D converter.  $V_{DDA}$  voltage level is identical to  $V_{DD}$  voltage as it is provided externally through VDD/VDDA and VDD pins.

•  $V_{DDIO1} = V_{DD}$ 

4

- $V_{DDIO1}$  is the power supply for the I/Os.  $V_{DDIO1}$  voltage level is identical to  $V_{DD}$  voltage as it is provided externally through VDD/VDDA and VDD pins.
- V<sub>BAT</sub> = 1.55 V to 3.6 V. V<sub>BAT</sub> is the power supply (through a power switch) for RTC, TAMP, low-speed external 32.768 kHz oscillator and backup registers when V<sub>DD</sub> is not present. V<sub>BAT</sub> is provided externally through VBAT pin. When this pin is not available on the package, VBAT bonding pad is internally bonded to the VDD/VDDA pin.
- $V_{REF+}$  is the analog peripheral input reference voltage. When  $V_{DDA}$  < 2 V,  $V_{REF+}$  must be equal to  $V_{DDA}$ . When  $V_{DDA} \ge 2$  V,  $V_{REF+}$  must be between 2 V and  $V_{DDA}$ . It can be grounded when the analog peripherals using  $V_{REF+}$  are not active.
  - $V_{REF+}$  is delivered through VREF+ pin. On packages without VREF+ pin,  $V_{REF+}$  is internally connected with  $V_{DD}$ .
- V<sub>CORE</sub> is an internal supply for digital peripherals, SRAM and flash memory. It is
  produced by an embedded linear voltage regulator. On top of V<sub>CORE</sub>, the flash memory
  is also powered from V<sub>DD</sub>.




Figure 2. Power supply overview

# 3.7.2 Power supply supervisor

The device has an integrated power-on/power-down (POR/PDR) reset active in all power modes and ensuring proper operation upon power-on and power-down. It maintains the device in reset when the supply voltage is below  $V_{POR/PDR}$  threshold, without the need for an external reset circuit.

5

#### 3.7.3 Voltage regulator

Two embedded linear voltage regulators, main regulator (MR) and low-power regulator (LPR), supply most of digital circuitry in the device.

The MR is used in Run and Sleep modes. The LPR is used in Low-power run, Low-power sleep and Stop modes.

In Standby mode, both regulators are powered down and their outputs set in highimpedance state, such as to bring their current consumption close to zero.

#### 3.7.4 Low-power modes

By default, the microcontroller is in Run mode after system or power reset. It is up to the user to select one of the low-power modes described below.

### Sleep mode

In Sleep mode, only the CPU is stopped. All peripherals continue to operate and can wake up the CPU when an interrupt/event occurs.

#### Low-power run mode

This mode is achieved with V<sub>CORE</sub> supplied by the low-power regulator to minimize the regulator's operating current. The code can be executed from SRAM or from flash memory, and the CPU frequency is limited to 2 MHz. The peripherals with independent clock can be clocked by HSI16.

### Low-power sleep mode

This mode is entered from the low-power run mode. Only the CPU clock is stopped. When wakeup is triggered by an event or an interrupt, the system reverts to the Low-power run mode.

#### Stop 0 and Stop 1 modes

In Stop 0 and Stop 1 modes, the device achieves the lowest power consumption while retaining the SRAM and register contents. All clocks in the V<sub>CORE</sub> domain are stopped. The PLL, as well as the HSI16 RC oscillator and the HSE crystal oscillator are disabled. The LSE or LSI keep running. The RTC can remain active (Stop mode with RTC, Stop mode without RTC).

Some peripherals with wakeup capability can enable the HSI16 RC during Stop mode, so as to get clock for processing the wakeup event. The main regulator remains active in Stop 0 mode while it is turned off in Stop 1 mode.

#### Standby mode

The Standby mode is used to achieve the lowest power consumption, with POR/PDR always active in this mode. The main regulator is switched off to power down V<sub>CORF</sub> domain. The low-power regulator is switched off. The PLL, as well as the HSI16 RC oscillator and the HSE crystal oscillator are also powered down. The RTC can remain active (Standby mode with RTC, Standby mode without RTC).

For each I/O, the software can determine whether a pull-up, a pull-down or no resistor shall be applied to that I/O during Standby mode.



Upon entering Standby mode, register contents are lost except for registers in the RTC domain and standby circuitry.

The device exits Standby mode upon external reset event (NRST pin), IWDG reset event, wakeup event (WKUP pin, configurable rising or falling edge), RTC event (alarm, periodic wakeup, timestamp), TAMP event, or when a failure is detected on LSE (CSS on LSE).

#### 3.7.5 Reset mode

During and upon exiting reset, the schmitt triggers of I/Os are disabled so as to reduce power consumption. In addition, when the reset source is internal, the built-in pull-up resistor on NRST pin is deactivated.

# 3.7.6 VBAT operation

The V<sub>BAT</sub> power domain, consuming very little energy, includes RTC, and LSE oscillator and backup registers.

In VBAT mode, the RTC domain is supplied from VBAT pin. The power source can be, for example, an external battery or an external supercapacitor. Two anti-tamper detection pins are available.

The RTC domain can also be supplied from  $V_{DD}$ .

By means of a built-in switch, an internal voltage supervisor allows automatic switching of RTC domain powering between  $V_{DD}$  and voltage from VBAT pin to ensure that the supply voltage of the RTC domain ( $V_{BAT}$ ) remains within valid operating conditions. If both voltages are valid, the RTC domain is supplied from  $V_{DD}$ .

An internal circuit for charging the battery on VBAT pin can be activated if the  $V_{DD}$  voltage is within a valid range.

Note:

External interrupts and RTC alarm/events cannot cause the microcontroller to exit the VBAT mode, as in that mode the  $V_{DD}$  is not within a valid range.

# 3.8 Interconnect of peripherals

Several peripherals have direct connections between them. This allows autonomous communication between peripherals, saving CPU resources thus power supply consumption. In addition, these hardware connections allow fast and predictable latency.

Depending on peripherals, these interconnections can operate in Run, Sleep and Stop modes.

5

DS13565 Rev 3

Interconnect source	Interconnect Interconnect action		Run Low-power run	Sleep Low-power sleep	Stop
	TIMx	Timer synchronization or chaining	Υ	Υ	-
TIMx	ADCx	Conversion triggers	Υ	Υ	-
TIIVIX	DMA	Memory-to-memory transfer trigger	Υ	Υ	-
ADCx	TIM1	Timer triggered by analog watchdog	Υ	Υ	-
RTC	TIM16	Timer input channel from RTC events	Y	Y	-
All clock sources (internal and external)	TIM14,16,17	Clock source used as input channel for RC measurement and trimming	Y	Υ	-
CSS RAM (parity error) Flash memory (ECC error)	TIM1,15,16,17	Timer break	Y	Y	-
CPU (hard fault)	TIM1,15,16,17	Timer break	Y	-	-
ODIO	TIMx	External trigger	Y	Υ	-
GPIO	ADC	Conversion external trigger	Υ	Υ	-

Table 3. Interconnect of peripherals

#### 3.9 Clocks and startup

The clock controller distributes the clocks coming from different oscillators to the core and the peripherals. It also manages clock gating for low-power modes and ensures clock robustness. It features:

- Clock prescaler: to get the best trade-off between speed and current consumption, the clock frequency to the CPU and peripherals can be adjusted by a programmable prescaler
- Safe clock switching: clock sources can be changed safely on the fly in run mode through a configuration register.
- Clock management: to reduce power consumption, the clock controller can stop the clock to the core, individual peripherals or memory.
- System clock source: three different sources can deliver SYSCLK system clock:
  - 4-48 MHz high-speed oscillator with external crystal or ceramic resonator (HSE). It can supply clock to system PLL. The HSE can also be configured in bypass mode for an external clock.
  - 16 MHz high-speed internal RC oscillator (HSI16), trimmable by software. It can supply clock to system PLL.
  - System PLL with maximum output frequency of 64 MHz. It can be fed with HSE or HSI16 clocks.

DS13565 Rev 3 18/111



- Auxiliary clock source: two ultra-low-power clock sources for the real-time clock (RTC):
  - 32.768 kHz low-speed oscillator with external crystal (LSE), supporting four drive capability modes. The LSE can also be configured in bypass mode for using an external clock.
  - 32 kHz low-speed internal RC oscillator (LSI) with ±5% accuracy, also used to clock an independent watchdog.
- **Peripheral clock sources:** several peripherals (I2S, USARTs, I2Cs, ADC, USB FS) have their own clock independent of the system clock.
- Clock security system (CSS): in the event of HSE clock failure, the system clock is automatically switched to HSI16 and, if enabled, a software interrupt is generated. LSE clock failure can also be detected and generate an interrupt. The CCS feature can be enabled by software.
- Clock output:
  - MCO (microcontroller clock output) provides one of the internal clocks for external use by the application
  - LSCO (low speed clock output) provides LSI or LSE in all low-power modes (except in VBAT operation).

Several prescalers allow the application to configure AHB and APB domain clock frequencies, 64 MHz at maximum.

# 3.10 General-purpose inputs/outputs (GPIOs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function (AF). Most of the GPIO pins are shared with special digital or analog functions.

Through a specific sequence, this special function configuration of I/Os can be locked, such as to avoid spurious writing to I/O control registers.

# 3.11 Direct memory access controller (DMA)

The direct memory access (DMA) controller is a bus master and system peripheral with single-AHB architecture.

With 12 channels, it performs data transfers between memory-mapped peripherals and/or memories, to offload the CPU.

Each channel is dedicated to managing memory access requests from one or more peripherals. The unit includes an arbiter for handling the priority between DMA requests.

4

Main features of the DMA controller:

- Single-AHB master
- Peripheral-to-memory, memory-to-peripheral, memory-to-memory and peripheral-toperipheral data transfers
- Access, as source and destination, to on-chip memory-mapped devices such as flash memory, SRAM, and AHB and APB peripherals
- All DMA channels independently configurable:
  - Each channel is associated either with a DMA request signal coming from a peripheral, or with a software trigger in memory-to-memory transfers. This configuration is done by software.
  - Priority between the requests is programmable by software (four levels per channel: very high, high, medium, low) and by hardware in case of equality (such as request to channel 1 has priority over request to channel 2).
  - Transfer size of source and destination are independent (byte, half-word, word), emulating packing and unpacking. Source and destination addresses must be aligned on the data size.
  - Support of transfers from/to peripherals to/from memory with circular buffer management
  - Programmable number of data to be transferred: 0 to 2<sup>16</sup> 1
- Generation of an interrupt request per channel. Each interrupt request originates from any of the three DMA events: transfer complete, half transfer, or transfer error.

#### 3.12 DMA request multiplexer (DMAMUX)

The DMAMUX request multiplexer enables routing a DMA request line between the peripherals and the DMA controller. Each channel selects a unique DMA request line, unconditionally or synchronously with events from its DMAMUX synchronization inputs. DMAMUX may also be used as a DMA request generator from programmable events on its input trigger signals.

#### 3.13 Interrupts and events

The device flexibly manages events causing interrupts of linear program execution, called exceptions. The Cortex-M0+ processor core, a nested vectored interrupt controller (NVIC) and an extended interrupt/event controller (EXTI) are the assets contributing to handling the exceptions. Exceptions include core-internal events such as, for example, a division by zero and, core-external events such as logical level changes on physical lines. Exceptions result in interrupting the program flow, executing an interrupt service routine (ISR) then resuming the original program flow.

The processor context (contents of program pointer and status registers) is stacked upon program interrupt and unstacked upon program resume, by hardware. This avoids context stacking and unstacking in the interrupt service routines (ISRs) by software, thus saving time, code and power. The ability to abandon and restart load-multiple and store-multiple operations significantly increases the device's responsiveness in processing exceptions.



# 3.13.1 Nested vectored interrupt controller (NVIC)

The configurable nested vectored interrupt controller is tightly coupled with the core. It handles physical line events associated with a non-maskable interrupt (NMI) and maskable interrupts, and Cortex-M0+ exceptions. It provides flexible priority management.

The tight coupling of the processor core with NVIC significantly reduces the latency between interrupt events and start of corresponding interrupt service routines (ISRs). The ISR vectors are listed in a vector table, stored in the NVIC at a base address. The vector address of an ISR to execute is hardware-built from the vector table base address and the ISR order number used as offset.

If a higher-priority interrupt event happens while a lower-priority interrupt event occurring just before is waiting for being served, the later-arriving higher-priority interrupt event is served first. Another optimization is called tail-chaining. Upon a return from a higher-priority ISR then start of a pending lower-priority ISR, the unnecessary processor context unstacking and stacking is skipped. This reduces latency and contributes to power efficiency.

#### Features of the NVIC:

- Low-latency interrupt processing
- 4 priority levels
- Handling of a non-maskable interrupt (NMI)
- Handling of 32 maskable interrupt lines
- Handling of 10 Cortex-M0+ exceptions
- Later-arriving higher-priority interrupt processed first
- Tail-chaining
- Interrupt vector retrieval by hardware

# 3.13.2 Extended interrupt/event controller (EXTI)

The extended interrupt/event controller adds flexibility in handling physical line events and allows identifying wake-up events at processor wakeup from Stop mode.

The EXTI controller has a number of channels, of which some with rising, falling or rising, and falling edge detector capability. Any GPIO and a few peripheral signals can be connected to these channels.

The channels can be independently masked.

The EXTI controller can capture pulses shorter than the internal clock period.

A register in the EXTI controller latches every event even in Stop mode, which allows the software to identify the origin of the processor's wake-up from Stop mode or, to identify the GPIO and the edge event having caused an interrupt.

# 3.14 Analog-to-digital converter (ADC)

A native 12-bit analog-to-digital converter is embedded into STM32G0B0KE/CE/RE/VE devices. The ADC has up to 16 external channels and 3 internal channels (temperature sensor, voltage reference, V<sub>BAT</sub> monitoring). It performs conversions in single-shot or scan mode. In scan mode, automatic conversion is performed on a selected group of analog inputs.



DS13565 Rev 3 21/111

The ADC frequency is independent from the CPU frequency, allowing maximum sampling rate of ~2.5 MSps even with a low CPU speed. An auto-shutdown function guarantees that the ADC is powered off except during the active conversion phase.

The ADC can be served by the DMA controller. It can operate in the whole  $V_{DD}$  supply range.

The ADC features a hardware oversampler up to 256 samples, improving the resolution to 16 bits (refer to AN2668).

An analog watchdog feature allows very precise monitoring of the converted voltage of one, some or all scanned channels. An interrupt is generated when the converted voltage is outside the programmed thresholds.

The events generated by the general-purpose timers (TIMx) can be internally connected to the ADC start triggers, to allow the application to synchronize A/D conversions with timers.

### 3.14.1 Temperature sensor

The temperature sensor (TS) generates a voltage  $V_{TS}$  that varies linearly with temperature.

The temperature sensor is internally connected to an ADC input to convert the sensor output voltage into a digital value.

The sensor provides good linearity but it has to be calibrated to obtain good overall accuracy of the temperature measurement. As the offset of the temperature sensor may vary from part to part due to process variation, the uncalibrated internal temperature sensor is suitable only for relative temperature measurements.

To improve the accuracy of the temperature sensor, each part is individually factory-calibrated by ST. The resulting calibration data are stored in the part's engineering bytes, accessible in read-only mode.

Calibration value name

Description

Memory address

TS\_CAL1

TS\_CAL1

TS\_CAL1

TS\_CAL1

TS\_CAL1

Description

Memory address

0x1FFF 75A8 - 0x1FFF 75A9

VDDA = VREF+ = 3.0 V (± 10 mV)

Table 4. Temperature sensor calibration values

# 3.14.2 Internal voltage reference (V<sub>REFINT</sub>)

The internal voltage reference ( $V_{REFINT}$ ) provides a stable (bandgap) voltage output for the ADC.  $V_{REFINT}$  is internally connected to an ADC input. The  $V_{REFINT}$  voltage is individually precisely measured for each part by ST during production test and stored in the part's engineering bytes. It is accessible in read-only mode.

Table 5. Internal voltage reference calibration values

Calibration value name	Description	Memory address		
V <sub>REFINT</sub>	Raw data acquired at a temperature of 30 °C (± 5 °C), V <sub>DDA</sub> = V <sub>REF+</sub> = 3.0 V (± 10 mV)	0x1FFF 75AA - 0x1FFF 75AB		

# 3.14.3 V<sub>BAT</sub> battery voltage monitoring

This embedded hardware feature allows the application to measure the  $V_{BAT}$  battery voltage using an internal ADC input. As the  $V_{BAT}$  voltage may be higher than  $V_{DDA}$  and thus outside the ADC input range, the VBAT pin is internally connected to a bridge divider by three. As a consequence, the converted digital value is one third the  $V_{BAT}$  voltage.

# 3.15 Timers and watchdogs

The device includes an advanced-control timer, seven general-purpose timers, two basic timers, two watchdog timers and a SysTick timer. *Table* 6 compares features of the advanced-control, general-purpose and basic timers.

Timer type	Timer	Counter resolution	Counter type	Maximum operating frequency	Prescaler factor	DMA request generation	Capture/ compare channels	Comple- mentary outputs
Advanced- control	TIM1	16-bit	Up, down, up/down	64 MHz	Integer from 1 to 2 <sup>16</sup>	Yes	4 + 2 internal	3
	TIM3	16-bit	Up, down, up/down	64 MHz	Integer from 1 to 2 <sup>16</sup>	Yes	4	-
	TIM4	16-bit	Up, down, up/down	64 MHz	Integer from 1 to 2 <sup>16</sup>	Yes	4	-
General- purpose	TIM14	16-bit	Up	64 MHz	Integer from 1 to 2 <sup>16</sup>	No	1	-
	TIM15	16-bit	Up	64 MHz	Integer from 1 to 2 <sup>16</sup>	Yes	2	1
	TIM16 TIM17	16-bit	Up	64 MHz	Integer from 1 to 2 <sup>16</sup>	Yes	1	1
Basic	TIM6 TIM7	16-bit	Up	64 MHz	Integer from 1 to 2 <sup>16</sup>	Yes	-	-

Table 6. Timer feature comparison

# 3.15.1 Advanced-control timer (TIM1)

The advanced-control timer can be seen as a three-phase PWM unit multiplexed on 6 channels. It has complementary PWM outputs with programmable inserted dead-times. It can also be seen as a complete general-purpose timer. The four independent channels can be used for:

- input capture
- output compare
- PWM output (edge or center-aligned modes) with full modulation capability (0-100%)
- one-pulse mode output

On top of these, there are two internal channels that can be used.

In debug mode, the advanced-control timer counter can be frozen and the PWM outputs disabled, so as to turn off any power switches driven by these outputs.

23/111

Many features are shared with those of the general-purpose TIMx timers (described in Section 3.15.2) using the same architecture, so the advanced-control timers can work together with the TIMx timers via the Timer Link feature for synchronization or event chaining.

# 3.15.2 General-purpose timers (TIM3, 4, 14, 15, 16, 17)

There are seven synchronizable general-purpose timers embedded in the device (refer to *Table 6* for comparison). Each general-purpose timer can be used to generate PWM outputs or act as a simple timebase.

TIM3, and TIM4

and TIM4This is a full-featured general-purpose timer with 16-bit auto-reload up/downcounter and 16-bit prescaler.

It has four independent channels for input capture/output compare, PWM or one-pulse mode output. It can operate in combination with other general-purpose timers via the Timer Link feature for synchronization or event chaining. It can generate independent DMA request and support quadrature encoders. Its counter can be frozen in debug mode.

TIM14

This timer is based on a 16-bit auto-reload upcounter and a 16-bit prescaler. It has one channel for input capture/output compare, PWM output or one-pulse mode output. Its counter can be frozen in debug mode.

TIM15, TIM16, TIM17

These are general-purpose timers featuring:

- 16-bit auto-reload upcounter and 16-bit prescaler
- 2 channels and 1 complementary channel for TIM15
- 1 channel and 1 complementary channel for TIM16 and TIM17

All channels can be used for input capture/output compare, PWM or one-pulse mode output. The timers can operate together via the Timer Link feature for synchronization or event chaining. They can generate independent DMA request. Their counters can be frozen in debug mode.

### 3.15.3 Basic timers (TIM6 and TIM7)

These timers can be used as generic 16-bit timebases.

# 3.15.4 Independent watchdog (IWDG)

The independent watchdog is based on an 8-bit prescaler and 12-bit downcounter with user-defined refresh window. It is clocked from an independent 32 kHz internal RC (LSI). Independent of the main clock, it can operate in Stop and Standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free-running timer for application timeout management. It is hardware- or software-configurable through the option bytes. Its counter can be frozen in debug mode.

# 3.15.5 System window watchdog (WWDG)

The window watchdog is based on a 7-bit downcounter that can be set as free-running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked by the



system clock. It has an early-warning interrupt capability. Its counter can be frozen in debug mode.

# 3.15.6 SysTick timer

This timer is dedicated to real-time operating systems, but it can also be used as a standard down counter.

Features of SysTick timer:

- 24-bit down counter
- Autoreload capability
- Maskable system interrupt generation when the counter reaches 0
- Programmable clock source

# 3.16 Real-time clock (RTC), tamper (TAMP) and backup registers

The device embeds an RTC and five 32-bit backup registers, located in the RTC domain of the silicon die.

The ways of powering the RTC domain are described in Section 3.7.6.

The RTC is an independent BCD timer/counter.

Features of the RTC:

- Calendar with subsecond, seconds, minutes, hours (12 or 24 format), week day, date, month, year, in BCD (binary-coded decimal) format
- Automatic correction for 28, 29 (leap year), 30, and 31 days of the month
- Programmable alarm
- On-the-fly correction from 1 to 32767 RTC clock pulses, usable for synchronization with a master clock
- Reference clock detection a more precise second-source clock (50 or 60 Hz) can be used to improve the calendar precision
- Digital calibration circuit with 0.95 ppm resolution, to compensate for quartz crystal inaccuracy
- Two anti-tamper detection pins with programmable filter
- Timestamp feature to save a calendar snapshot, triggered by an event on the timestamp pin or a tamper event, or by switching to VBAT mode
- 17-bit auto-reload wakeup timer (WUT) for periodic events, with programmable resolution and period
- Multiple clock sources and references:
  - A 32.768 kHz external crystal (LSE)
  - An external resonator or oscillator (LSE)
  - The internal low-power RC oscillator (LSI, with typical frequency of 32 kHz)
  - The high-speed external clock (HSE) divided by 32

When clocked by LSE, the RTC operates in VBAT mode and in all low-power modes. When clocked by LSI, the RTC does not operate in VBAT mode, but it does in low-power modes.

All RTC events (Alarm, WakeUp Timer, Timestamp or Tamper) can generate an interrupt and wake the device up from the low-power modes.

4

DS13565 Rev 3 25/111

The backup registers allow keeping 20 bytes of user application data in the event of  $V_{DD}$  failure, if a valid backup supply voltage is provided on VBAT pin. They are not affected by the system reset, power reset, and upon the device's wakeup from Standby mode.

# 3.17 Inter-integrated circuit interface (I2C)

The device embeds three I2C peripherals. Refer to *Table 7* for the features.

The I<sup>2</sup>C-bus interface handles communication between the microcontroller and the serial I<sup>2</sup>C-bus. It controls all I<sup>2</sup>C-bus-specific sequencing, protocol, arbitration and timing.

Features of the I2C peripheral:

- I<sup>2</sup>C-bus specification and user manual rev. 5 compatibility:
  - Slave and master modes, multimaster capability
  - Standard-mode (Sm), with a bitrate up to 100 kbit/s
  - Fast-mode (Fm), with a bitrate up to 400 kbit/s
  - Fast-mode Plus (Fm+), with a bitrate up to 1 Mbit/s and extra output drive I/Os
  - 7-bit and 10-bit addressing mode, multiple 7-bit slave addresses
  - Programmable setup and hold times
  - Clock stretching
- SMBus specification rev 3.0 compatibility:
  - Hardware PEC (packet error checking) generation and verification with ACK control
  - Command and data acknowledge control
  - Address resolution protocol (ARP) support
  - Host and Device support
  - SMBus alert
  - Timeouts and idle condition detection
- PMBus rev 1.3 standard compatibility
- Independent clock: a choice of independent clock sources allowing the I2C communication speed to be independent of the PCLK reprogramming
- Wakeup from Stop mode on address match
- Programmable analog and digital noise filters
- 1-byte buffer with DMA capability

Table 7. I<sup>2</sup>C implementation

I <sup>2</sup> C features <sup>(1)</sup>	I2C1 I2C2	I2C3
Standard mode (up to 100 kbit/s)	Х	Х
Fast mode (up to 400 kbit/s)	Х	Х
Fast Mode Plus (up to 1 Mbit/s) with extra output drive I/Os	Х	Х
Programmable analog and digital noise filters	Х	Х
SMBus/PMBus hardware support	Х	-



rabio 111 o implementation (continuou)									
I <sup>2</sup> C features <sup>(1)</sup>	I2C1 I2C2	I2C3							
Independent clock	Х	-							
Wakeup from Stop mode on address match	Х	-							

Table 7. I<sup>2</sup>C implementation (continued)

# 3.18 Universal synchronous/asynchronous receiver transmitter (USART)

The device embeds universal synchronous/asynchronous receivers/transmitters that communicate at speeds of up to 8 Mbit/s.

They provide hardware management of the CTS, RTS and RS485 DE signals, multiprocessor communication mode, SPI synchronous communication and single-wire half-duplex communication mode. Some can also support SmartCard communication (ISO 7816), IrDA SIR ENDEC, LIN Master/Slave capability and auto baud rate feature, and have a clock domain independent of the CPU clock, which allows them to wake up the MCU from Stop mode. The wakeup events from Stop mode are programmable and can be:

- start bit detection
- any received data frame
- a specific programmed data frame

All USART interfaces can be served by the DMA controller.

**Table 8. USART implementation** 

USART modes/features <sup>(1)</sup>	USART1 USART2 USART3	USART4 USART5 USART6
Hardware flow control for modem	X	Х
Continuous communication using DMA	X	Х
Multiprocessor communication	X	Х
SPI emulation master/slave (synchronous mode)	X	Х
Smartcard mode	X	-
Single-wire half-duplex communication	X	Х
IrDA SIR ENDEC block	X	-
LIN mode	X	-
Dual clock domain and wakeup from Stop mode	Х	-
Receiver timeout interrupt	X	-
Modbus communication	X	-
Auto baud rate detection	X	-
Driver Enable	Х	Х

<sup>1.</sup> X: supported

4

DS13565 Rev 3 27/111

<sup>1.</sup> X: supported

#### 3.19 Serial peripheral interface (SPI)

The device contains three SPIs running at up to 32 Mbits/s in master and slave modes. It supports half-duplex, full-duplex and simplex communications. A 3-bit prescaler gives eight master mode frequencies. The frame size is configurable from 4 bits to 16 bits. The SPI peripherals support NSS pulse mode, TI mode and hardware CRC calculation.

The SPI peripherals can be served by the DMA controller.

The I<sup>2</sup>S interface mode of the SPI peripheral (if supported, see the following table) supports four different audio standards can operate as master or slave, in half-duplex communication mode. It can be configured to transfer 16 and 24 or 32 bits with 16-bit or 32-bit data resolution and synchronized by a specific signal. Audio sampling frequency from 8 kHz up to 192 kHz can be set by an 8-bit programmable linear prescaler. When operating in master mode, it can output a clock for an external audio component at 256 times the sampling frequency.

SPI features <sup>(1)</sup>	SPI1 SPI2	SPI3
Hardware CRC calculation	Х	X
Rx/Tx FIFO	Х	Х
NSS pulse mode	Х	Х
I <sup>2</sup> S mode	Х	-
TI mode	Х	Х

Table 9. SPI/I2S implementation

#### 3.20 Universal serial bus full-speed host/device interface (USB)

The devices embed a USB controller with full-speed USB device and host functionality compliant with the USB specification version 2.0. The internal USB PHY supports USB FS signaling, embedded DP pull-up and also battery charging detection according to Battery Charging Specification Revision 1.2. The USB interface implements a full-speed (12 Mbit/s) function interface with added support for USB 2.0 Link Power Management. It has softwareconfigurable endpoint setting with packet memory of 2 KB and suspend/resume support. It requires a precise 48 MHz clock that is generated from the internal main PLL (the clock source must come from a high-speed external clock, that is, from an external source or an oscillator, see note).

Note: On STM32G0B0KE device, only HSE external source clock is available.

#### 3.21 **Development support**

#### 3.21.1 Serial wire debug port (SW-DP)

An Arm SW-DP interface is provided to allow a serial wire debugging tool to be connected to the MCU.




<sup>1.</sup> X = supported.

# 4 Pinouts, pin description and alternate functions

| PB8 | PB7 | PB6 | PB4 | PB3 | PA15 | PA14-BOOT0 Top view 32 33 30 23 27 27 25 25 PB9 24 🗖 PA13 23 PA12 [PA10] 22 PA11 [PA9] PC14-OSC32\_IN [ PC15-OSC32\_OUT 21 PA10 VDD/VDDA ☐ LQFP32 VSS/VSSA ☐ 5 20 PC6 NRST 
PA0 19 PA9 17 PB2 PA1 PA2 PA4 | PA5 | PA6 | PA7 [ PB0 [

Figure 3. STM32G0B0KxT LQFP32 pinout

Figure 4. STM32G0B0CxT LQFP48 pinout



30/111




Figure 5. STM32G0B0RxT LQFP64 pinout

DS13565 Rev 3




Figure 6. STM32G0B0VxT LQFP100 pinout



Table 10. Terms and symbols used in *Table 11* 

Col	umn	Symbol	Definition						
Pin r	name	Terminal name corresponds to its by-default function at reset, unless otherwise specified parenthesis under the pin name.							
		S	Supply pin						
Pin	type	I	Input only pin						
		I/O	Input / output pin						
		FT	5 V tolerant I/O						
		TT	3.6 V tolerant I/O						
		RST	Reset pin with embedded weak pull-up resistor						
		Options for TT or FT I/Os							
		_f	I/O, Fm+ capable						
I/O str	ructure	_a	I/O, with analog switch function						
		_c	I/O, with specific electrical characteristics						
		_e	I/O, with switchable diode to V <sub>DDIO1</sub>						
		_d	I/O, with specific electrical characteristics						
		_u	I/O, with USB function						
No	ote	Upon reset, all I/Os are set as analog inputs, unless otherwise specified.							
Pin	Alternate functions	Functions selected through G	GPIOx_AFR registers						
functions	Additional functions	Functions directly selected/er	nabled through peripheral registers						

Table 11. Pin assignment and description

	Tuble 111 in decignment and decomplien										
LQFP32 <sub>0</sub>	LQFP48	LQFP64 g	LQFP100 ª	Pin name (function upon reset)	Pin type	I/O structure	Note	Alternate functions	Additional functions		
1	48	63	1	PB9	I/O	FT_f	-	IR_OUT, TIM17_CH1, USART3_RX, SPI2_NSS/I2S2_WS, I2C1_SDA, EVENTOUT, USART6_RX, TIM4_CH4	-		
	1	64	2	PC10	I/O	FT	1	USART3_TX, USART4_TX, TIM1_CH3, SPI3_SCK	-		
	-	1	3	PC11	I/O	FT	ı	USART3_RX, USART4_RX, TIM1_CH4, SPI3_MISO	-		

Table 11. Pin assignment and description (continued)

Р	in nı	umb	er						
LQFP32	LQFP48	LQFP64	LQFP100	Pin name (function upon reset)	Pin type	I/O structure	Note	Alternate functions	Additional functions
	-	-	4	PE4	I/O	FT	-	TIM3_CH2	-
	-	-	5	PE5	I/O	FT	-	TIM3_CH3	-
	-	-	6	PE6	I/O	FT	-	TIM3_CH4	TAMP_IN3, WKUP3
-	1	2	7	PC12	I/O	FT	1	TIM14_CH1, USART5_TX, SPI3_MOSI	-
-	1	3	8	PC13	I/O	FT	(1)(2)	TIM1_BKIN	TAMP_IN1, RTC_TS, RTC_OUT1, WKUP2
-	2	4	9	PC14- OSC32_IN (PC14)	I/O	FT	(1)(2)	TIM1_BKIN2	OSC32_IN
2	-	-	-	PC14- OSC32_IN (PC14)	I/O	FT	(1)(2)	TIM1_BKIN2	OSC32_IN, OSC_IN
3	3	5	10	PC15- OSC32_OUT (PC15)	I/O	FT	(1)(2)	OSC32_EN, OSC_EN, TIM15_BKIN	OSC32_OUT
-	4	6	11	VBAT	S	1	-	-	-
-	5	7	12	VREF+	S	-	-	-	-
4	6	8	13	VDD/VDDA	S	ı	-	-	-
5	7	9	14	VSS/VSSA	S	ı	-	-	-
-	8	10	15	PF0-OSC_IN (PF0)	I/O	FT	-	EVENTOUT, TIM14_CH1	OSC_IN
-	9	11	16	PF1- OSC_OUT (PF1)	I/O	FT	1	OSC_EN, EVENTOUT, TIM15_CH1N	OSC_OUT
6	10	12	17	NRST	I/O	RST	-	-	NRST
-	-	1	18	PF3	I/O	FT	-	USART6_RTS_DE_CK	-
-	-	-	19	PF4	I/O	FT	-	-	-
-	-	-	20	PF5	I/O	FT	-	-	-
-	-	13	21	PC0	I/O	FT_a	-	USART6_TX, I2C3_SCL	-
-	-	14	22	PC1	I/O	FT_a	-	TIM15_CH1, USART6_RX, I2C3_SDA	-
-	-	15	23	PC2	I/O	FT	-	SPI2_MISO/I2S2_MCK, TIM15_CH2	-
-	-	16	24	PC3	I/O	FT	-	SPI2_MOSI/I2S2_SD	-



Table 11. Pin assignment and description (continued)

Р	in n	umb	er						
LQFP32	LQFP48	LQFP64	LQFP100	Pin name (function upon reset)	Pin type	I/O structure	Note	Alternate functions	Additional functions
7	11	17	25	PA0	I/O	FT_a	-	SPI2_SCK/I2S2_CK, USART2_CTS, USART4_TX	ADC_IN0, TAMP_IN2, WKUP1
8	12	18	26	PA1	I/O	FT_ea	-	SPI1_SCK/I2S1_CK, USART2_RTS_DE_CK, USART4_RX, TIM15_CH1N, I2C1_SMBA, EVENTOUT	ADC_IN1
9	13	19	27	PA2	I/O	FT_a	-	SPI1_MOSI/I2S1_SD, USART2_TX, TIM15_CH1	ADC_IN2, WKUP4, LSCO
10	14	20	28	PA3	I/O	FT_ea	-	SPI2_MISO/I2S2_MCK, USART2_RX, TIM15_CH2, EVENTOUT	ADC_IN3
-	15	21	29	PA4	I/O	TT_a	-	SPI1_NSS/I2S1_WS, SPI2_MOSI/I2S2_SD, USB_NOE, USART6_TX, TIM14_CH1, EVENTOUT, SPI3_NSS	ADC_IN4, RTC_OUT2
11	1	-	-	PA4	I/O	TT_a	-	SPI1_NSS/I2S1_WS, SPI2_MOSI/I2S2_SD, USART6_TX, TIM14_CH1, EVENTOUT, SPI3_NSS	ADC_IN4, TAMP_IN1, RTC_TS, RTC_OUT1, WKUP2
12	16	22	30	PA5	I/O	TT_ea	-	SPI1_SCK/I2S1_CK, USART6_RX, USART3_TX, EVENTOUT	ADC_IN5
13	17	23	31	PA6	I/O	FT_ea	-	SPI1_MISO/I2S1_MCK, TIM3_CH1, TIM1_BKIN, USART6_CTS, USART3_CTS, TIM16_CH1, I2C2_SDA, I2C3_SDA	ADC_IN6
14	18	24	32	PA7	I/O	FT_a	-	SPI1_MOSI/I2S1_SD, TIM3_CH2, TIM1_CH1N, USART6_RTS_DE_CK, TIM14_CH1, TIM17_CH1, I2C2_SCL, I2C3_SCL	ADC_IN7
-	-	25	33	PC4	I/O	FT_a	-	USART3_TX, USART1_TX	ADC_IN17
-	-	26	34	PC5	I/O	FT_a	-	USART3_RX, USART1_RX	ADC_IN18, WKUP5
15	19	27	35	PB0	I/O	FT_ea	-	SPI1_NSS/I2S1_WS, TIM3_CH3, TIM1_CH2N, USART3_RX, USART5_TX	ADC_IN8
16	20	28	36	PB1	I/O	FT_ea	-	TIM14_CH1, TIM3_CH4, TIM1_CH3N, USART3_RTS_DE_CK, USART5_RX	ADC_IN9
17	21	29	37	PB2	I/O	FT_ea	-	SPI2_MISO/I2S2_MCK, MCO2, USART3_TX, EVENTOUT	ADC_IN10
-	-	-	38	PF6	I/O	FT	-	-	-
-	-	-	39	PF7	I/O	FT	-	USART5_CTS	-
-	-	-	40	PE7	I/O	FT_a	-	TIM1_ETR, USART5_RTS_DE_CK	-
	-	-	41	PE8	I/O	FT_a		USART4_TX, TIM1_CH1N	-
_	-	-	42	PE9	I/O	FT	-	USART4_RX, TIM1_CH1	-

Table 11. Pin assignment and description (continued)

Р	in nı	umb	er						
LQFP32	LQFP48	LQFP64	LQFP100	Pin name (function upon reset)	Pin type	I/O structure	Note	Alternate functions	Additional functions
-	-	-	43	PE10	I/O	FT	-	TIM1_CH2N, USART5_TX	-
-	-	-	44	PE11	I/O	FT	-	TIM1_CH2, USART5_RX	-
-	-	-	45	PE12	I/O	FT	-	SPI1_NSS/I2S1_WS, TIM1_CH3N	-
-	-	-	46	PE13	I/O	FT	-	SPI1_SCK/I2S1_CK, TIM1_CH3	-
-	-	-	47	PE14	I/O	FT	-	SPI1_MISO/I2S1_MCK, TIM1_CH4, TIM1_BKIN2	-
-	-	-	48	PE15	I/O	FT	-	SPI1_MOSI/I2S1_SD, TIM1_BKIN	-
-	22	30	49	PB10	I/O	FT_fa	-	USART3_TX, SPI2_SCK/I2S2_CK, I2C2_SCL	ADC_IN11
-	23	31	50	PB11	I/O	FT_fa	-	SPI2_MOSI/I2S2_SD, USART3_RX, I2C2_SDA	ADC_IN15
-	24	32	51	PB12	I/O	FT_fa	-	SPI2_NSS/I2S2_WS, TIM1_BKIN, TIM15_BKIN, EVENTOUT, I2C2_SMBA	ADC_IN16
-	25	33	52	PB13	I/O	FT_f	-	SPI2_SCK/I2S2_CK, TIM1_CH1N, USART3_CTS, TIM15_CH1N, I2C2_SCL, EVENTOUT	-
-	26	34	53	PB14	I/O	FT_f	-	SPI2_MISO/I2S2_MCK, TIM1_CH2N, USART3_RTS_DE_CK, TIM15_CH1, I2C2_SDA, EVENTOUT, USART6_RTS_DE_CK	-
-	27	35	54	PB15	I/O	FT_fc	(3)	SPI2_MOSI/I2S2_SD, TIM1_CH3N, TIM15_CH1N, TIM15_CH2, EVENTOUT, USART6_CTS	RTC_REFIN
18	28	36	55	PA8	I/O	FT_fc	(3)	MCO, SPI2_NSS/I2S2_WS, TIM1_CH1, EVENTOUT, I2C2_SMBA	-
19	29	37	56	PA9	I/O	FT_fd	(3)	MCO, USART1_TX, TIM1_CH2, SPI2_MISO/I2S2_MCK, TIM15_BKIN, I2C1_SCL, EVENTOUT, I2C2_SCL	-
20	30	38	57	PC6	I/O	FT	-	TIM3_CH1	-
	31	39	58	PC7	I/O	FT	-	TIM3_CH2	
-	-	40	59	PD8	I/O	FT	-	USART3_TX, SPI1_SCK/I2S1_CK	
-	-	41	60	PD9	I/O	FT	-	USART3_RX, SPI1_NSS/I2S1_WS, TIM1_BKIN2	-
-	-	ı	61	PD10	I/O	FT	-	MCO	
-	-	ı	62	PD11	I/O	FT	-	USART3_CTS	
		1	63	VSS	S	-	-	-	
-	-	-	64	VDD	S	-	-	-	-
-	-	-	65	PD12	I/O	FT	-	USART3_RTS_DE_CK, TIM4_CH1	-



Table 11. Pin assignment and description (continued)

Р	in nı	umb	er						
LQFP32	LQFP48	LQFP64	LQFP100	Pin name (function upon reset)	Pin type	I/O structure	Note	Alternate functions	Additional functions
-	-	-	66	PD13	I/O	FT	-	TIM4_CH2	-
-	-	-	67	PD14	I/O	FT	-	TIM4_CH3	-
-	-	-	68	PD15	I/O	FT	-	TIM4_CH4	-
21	32	42	69	PA10	I/O	FT_fd	(3)	SPI2_MOSI/I2S2_SD, USART1_RX, TIM1_CH3, MCO2, TIM17_BKIN, I2C1_SDA, EVENTOUT, I2C2_SDA	-
22	33	43	70	PA11 [PA9]	1/0	FT_fu	(4)	SPI1_MISO/I2S1_MCK, USART1_CTS, TIM1_CH4, TIM1_BKIN2, I2C2_SCL	USB_DM
23	34	44	71	PA12 [PA10]	1/0	FT_fu	(4)	SPI1_MOSI/I2S1_SD, USART1_RTS_DE_CK, TIM1_ETR, I2S_CKIN, I2C2_SDA	USB_DP
-	-	ı	72	PF8	I/O	FT	-	-	-
24	35	45	73	PA13	I/O	FT_e	(5)	SWDIO, IR_OUT, USB_NOE, EVENTOUT	-
25	36	46	74	PA14-BOOT0	I/O	FT	(5)	SWCLK, USART2_TX, EVENTOUT	воото
26	37	47	75	PA15	I/O	FT	-	SPI1_NSS/I2S1_WS, USART2_RX, MCO2, USART4_RTS_DE_CK, USART3_RTS_DE_CK, USB_NOE, EVENTOUT, I2C2_SMBA, SPI3_NSS	-
-	-	48	76	PC8	I/O	FT	-	TIM3_CH3, TIM1_CH1	-
-	-	49	77	PC9	I/O	FT	-	I2S_CKIN, TIM3_CH4, TIM1_CH2, USB_NOE	-
-	38	50	78	PD0	I/O	FT_c	(3)	EVENTOUT, SPI2_NSS/I2S2_WS, TIM16_CH1	-
-	39	51	79	PD1	I/O	FT_d	(3)	EVENTOUT, SPI2_SCK/I2S2_CK, TIM17_CH1	-
-	40	52	80	PD2	I/O	FT_c	(3)	USART3_RTS_DE_CK, TIM3_ETR, TIM1_CH1N, USART5_RX	-
-	41	53	81	PD3	I/O	FT_d	(3)	USART2_CTS, SPI2_MISO/I2S2_MCK, TIM1_CH2N, USART5_TX	-
-	-	54	82	PD4	I/O	FT	-	USART2_RTS_DE_CK, SPI2_MOSI/I2S2_SD, TIM1_CH3N, USART5_RTS_DE_CK	-
-	-	55	83	PD5	I/O	FT	-	USART2_TX, SPI1_MISO/I2S1_MCK, TIM1_BKIN, USART5_CTS	-
-	-	56	84	PD6	I/O	FT	-	USART2_RX, SPI1_MOSI/I2S1_SD	-
-	-	_	85	PD7	I/O	FT	-	MCO2	-
-	-	1	86	PF9	I/O	FT	-	USART6_TX	-
_	-	1	87	PF10	I/O	FT	-	USART6_RX	-
_	-	ı	88	PF11	I/O	FT	-	USART6_RTS_DE_CK	-
	-	-	89	PF12	I/O	FT	-	TIM15_CH1, USART6_CTS	-

Table 11. Pin assignment and description (continued)

Р	in n	umb	er						
LQFP32	LQFP48	LQFP64	LQFP100	Pin name (function upon reset)	Pin type	I/O structure	Note	Alternate functions	Additional functions
	-	-	90	PF13	I/O	FT	-	TIM15_CH2	-
27	42	57	91	PB3	I/O	FT_a	-	SPI1_SCK/I2S1_CK, TIM1_CH2, USART5_TX, USART1_RTS_DE_CK, I2C3_SCL, EVENTOUT, I2C2_SCL, SPI3_SCK	-
28	43	58	92	PB4	I/O	FT_a	1	SPI1_MISO/I2S1_MCK, TIM3_CH1, USART5_RX, USART1_CTS, TIM17_BKIN, I2C3_SDA, EVENTOUT, I2C2_SDA, SPI3_MISO	-
29	44	59	93	PB5	I/O	FT	1	SPI1_MOSI/I2S1_SD, TIM3_CH2, TIM16_BKIN, I2C1_SMBA, USART5_RTS_DE_CK, SPI3_MOSI	WKUP6
-	-	-	94	PE0	I/O	FT	-	TIM16_CH1, EVENTOUT, TIM4_ETR	-
-	-	-	95	PE1	I/O	FT	-	TIM17_CH1, EVENTOUT	-
-	ı	-	96	PE2	I/O	FT	ı	TIM3_ETR	-
-	1	-	97	PE3	I/O	FT	ı	TIM3_CH1	-
30	45	60	98	PB6	I/O	FT_fa	-	USART1_TX, TIM1_CH3, TIM16_CH1N, SPI2_MISO/I2S2_MCK, I2C1_SCL, EVENTOUT, USART5_CTS, TIM4_CH1	-
31	46	61	99	PB7	I/O	FT_fa	-	USART1_RX, SPI2_MOSI/I2S2_SD, TIM17_CH1N, USART4_CTS, I2C1_SDA, EVENTOUT, TIM4_CH2	-
32	47	62	100	PB8	I/O	FT_f	-	SPI2_SCK/I2S2_CK, TIM16_CH1, USART3_TX, TIM15_BKIN, I2C1_SCL, EVENTOUT, USART6_TX, TIM4_CH3	-

PC13, PC14 and PC15 are supplied through the power switch. Since the switch only provides a limited amount of current (3 mA), the use of GPIOs PC13 to PC15 in output mode is limited:

- 4. Pins PA9/PA10 can be remapped in place of pins PA11/PA12 (default mapping), using SYSCFG\_CFGR1 register.
- Upon reset, these pins are configured as SW debug alternate functions, and the internal pull-up on PA13 pin and the internal pull-down on PA14 pin are activated.



DS13565 Rev 3 37/111

<sup>-</sup> The speed should not exceed 2 MHz with a maximum load of 30 pF

<sup>-</sup> These GPIOs can be used as current sinks but not as current sources.

After an RTC domain power-up, PC13, PC14 and PC15 operate as GPIOs. Their function then depends on the content of the RTC registers. The RTC registers are not reset upon system reset. For details on how to manage these GPIOs, refer to the RTC domain and RTC register descriptions in the RM0454 reference manual.

Upon reset, a pull-down resistor might be present on PA8, PB15, PD0, or PD2, depending on the voltage level on PA9, PA10, PD1, and PD3, respectively. In order to disable this resistor, strobe the UCPDx\_STROBE bit of the SYSCFG\_CFGR1 register during start-up sequence.

			Table 12. Port A	alternate functi	on mapping (AF	0 to AF7)		
Port	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7
PA0	SPI2_SCK/ I2S2_CK	USART2_CTS	-	-	USART4_TX	-	-	-
PA1	SPI1_SCK/ I2S1_CK	USART2_RTS _DE_CK	-	-	USART4_RX	TIM15_CH1N	I2C1_SMBA	EVENTOUT
PA2	SPI1_MOSI/ I2S1_SD	USART2_TX	-	-	-	TIM15_CH1	-	-
PA3	SPI2_MISO/ I2S2_MCK	USART2_RX	-	-	-	TIM15_CH2	-	EVENTOUT
PA4	SPI1_NSS/ I2S1_WS	SPI2_MOSI/ I2S2_SD	-	USART6_TX	TIM14_CH1	-	-	EVENTOUT
PA5	SPI1_SCK/ I2S1_CK	-	-	USART6_RX	USART3_TX	-	-	EVENTOUT
PA6	SPI1_MISO/ I2S1_MCK	TIM3_CH1	TIM1_BKIN	USART6_CTS	USART3_CTS	TIM16_CH1	-	-
PA7	SPI1_MOSI/ I2S1_SD	TIM3_CH2	TIM1_CH1N	USART6_RTS _DE_CK	TIM14_CH1	TIM17_CH1	-	-
PA8	MCO	SPI2_NSS/ I2S2_WS	TIM1_CH1	-	-	-	-	EVENTOUT
PA9	MCO	USART1_TX	TIM1_CH2	-	SPI2_MISO/ I2S2_MCK	TIM15_BKIN	I2C1_SCL	EVENTOUT
PA10	SPI2_MOSI/ I2S2_SD	USART1_RX	TIM1_CH3	MCO2	-	TIM17_BKIN	I2C1_SDA	EVENTOUT
PA11	SPI1_MISO/ I2S1_MCK	USART1_CTS	TIM1_CH4	-	-	TIM1_BKIN2	I2C2_SCL	-
PA12	SPI1_MOSI/ I2S1_SD	USART1_RTS _DE_CK	TIM1_ETR	-	-	I2S_CKIN	I2C2_SDA	-
PA13	SWDIO	IR_OUT	USB_NOE	-	-	-	-	EVENTOUT
PA14	SWCLK	USART2_TX	-	-	-	-	-	EVENTOUT
PA15	SPI1_NSS/ I2S1_WS	USART2_RX	-	MCO2	USART4_RTS _DE_CK	USART3_RTS _DE_CK	USB_NOE	EVENTOUT

Port	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
PA0	-	-	-	-	-	-	-	-
PA1	-	-	-	-	-	-	-	-
PA2	-	-	-	-	-	-	-	-
PA3	-	-	-	-	-	-	-	-
PA4	-	SPI3_NSS	-	-	-	-	-	-
PA5	-	-	-	-	-	-	-	-
PA6	I2C2_SDA	I2C3_SDA	-	-	-	-	-	-
PA7	I2C2_SCL	I2C3_SCL	-	-	-	-	-	-
PA8	I2C2_SMBA	-	-	-	-	-	-	-
PA9	I2C2_SCL	-	-	-	-	-	-	-
PA10	I2C2_SDA	-	-	-	-	-	-	-
PA11	-	-	-	-	-	-	-	-
PA12	-	-	-	-	-	-	-	-
PA13	-	-	-	-	-	-	-	-
PA14	-	-	-	-	-	-	-	-
PA15	I2C2_SMBA	SPI3_NSS	-	-	-	-	-	-

			Table 14. Port B	alternate functi	on mapping (AF	0 to AF7)		
Port	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7
PB0	SPI1_NSS/ I2S1_WS	TIM3_CH3	TIM1_CH2N	-	USART3_RX	-	-	-
PB1	TIM14_CH1	TIM3_CH4	TIM1_CH3N	-	USART3_RTS _DE_CK	-	-	EVENTOUT
PB2	-	SPI2_MISO/ I2S2_MCK	-	MCO2	USART3_TX	-	-	EVENTOUT
PB3	SPI1_SCK/ I2S1_CK	TIM1_CH2	-	USART5_TX	USART1_RTS _DE_CK	-	I2C3_SCL	EVENTOUT
PB4	SPI1_MISO/ I2S1_MCK	TIM3_CH1	-	USART5_RX	USART1_CTS	TIM17_BKIN	I2C3_SDA	EVENTOUT
PB5	SPI1_MOSI/ I2S1_SD	TIM3_CH2	TIM16_BKIN	-	-	-	I2C1_SMBA	-
PB6	USART1_TX	TIM1_CH3	TIM16_CH1N	-	SPI2_MISO/ I2S2_MCK	-	I2C1_SCL	EVENTOUT
PB7	USART1_RX	SPI2_MOSI/ I2S2_SD	TIM17_CH1N	-	USART4_CTS	-	I2C1_SDA	EVENTOUT
PB8	-	SPI2_SCK/ I2S2_CK	TIM16_CH1	-	USART3_TX	TIM15_BKIN	I2C1_SCL	EVENTOUT
PB9	IR_OUT	-	TIM17_CH1	-	USART3_RX	SPI2_NSS/ I2S2_WS	I2C1_SDA	EVENTOUT
PB10	-	-	-	-	USART3_TX	SPI2_SCK/ I2S2_CK	I2C2_SCL	-
PB11	SPI2_MOSI/ I2S2_SD	-	-	-	USART3_RX	-	I2C2_SDA	-
PB12	SPI2_NSS/ I2S2_WS	-	TIM1_BKIN	-	-	TIM15_BKIN	-	EVENTOUT
PB13	SPI2_SCK/ I2S2_CK	-	TIM1_CH1N	-	USART3_CTS	TIM15_CH1N	I2C2_SCL	EVENTOUT





# Table 14. Port B alternate function mapping (AF0 to AF7) (continued)

Port	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7
PB14	SPI2_MISO/ I2S2_MCK	-	TIM1_CH2N	-	USART3_RTS _DE_CK	TIM15_CH1	I2C2_SDA	EVENTOUT
PB15	SPI2_MOSI/ I2S2_SD	-	TIM1_CH3N	-	TIM15_CH1N	TIM15_CH2	-	EVENTOUT

# Table 15. Port B alternate function mapping (AF8 to AF15)

Port	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
PB0	USART5_TX	-	-	-	-	-	-	-
PB1	USART5_RX	-	-	-	-	-	-	-
PB2	-	-	-	-	-	-	-	-
PB3	I2C2_SCL	SPI3_SCK	-	-	-	-	-	-
PB4	I2C2_SDA	SPI3_MISO	-	-	-	-	-	-
PB5	USART5_RTS _DE_CK	SPI3_MOSI	-	-	-	-	-	-
PB6	USART5_CTS	TIM4_CH1	-	-	-	-	-	-
PB7	-	TIM4_CH2	-	-	-	-	-	-
PB8	USART6_TX	TIM4_CH3	-	-	-	-	-	-
PB9	USART6_RX	TIM4_CH4	-	-	-	-	-	-
PB10	-	-	-	-	-	-	-	-
PB11	-	-	-	-	-	-	-	-
PB12	I2C2_SMBA	-	-	-	-	-	-	-
PB13	-	-	-	-	-	-	-	-
PB14	USART6_RTS _DE_CK	-	-	-	-	-	-	-
PB15	USART6_CTS	-	-	-	-	-	-	-

PC11 PC12

PC13

PC14

PC15

OSC32\_EN

Port	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7
PC0	-	-	-	-	USART6_TX	-	I2C3_SCL	-
PC1	-	-	TIM15_CH1	-	USART6_RX	-	I2C3_SDA	-
PC2	-	SPI2_MISO/ I2S2_MCK	TIM15_CH2	-	-	-	-	-
PC3	-	SPI2_MOSI/ I2S2_SD	-	-	-	-	-	-
PC4	USART3_TX	USART1_TX	-	-	-	-	-	-
PC5	USART3_RX	USART1_RX	-	-	-	-	-	-
PC6	-	TIM3_CH1	-	-	-	-	-	-
PC7	-	TIM3_CH2	-	-	-	-	-	-
PC8	-	TIM3_CH3	TIM1_CH1	-	-	-	-	-
PC9	I2S_CKIN	TIM3_CH4	TIM1_CH2	-	-	-	USB_NOE	-
PC10	USART3_TX	USART4_TX	TIM1_CH3	-	SPI3_SCK	-	-	-
PC11	USART3_RX	USART4_RX	TIM1_CH4	-	SPI3_MISO	-	-	-

USART5\_TX

SPI3\_MOSI

TIM14\_CH1

TIM1\_BKIN

TIM1\_BKIN2

TIM15\_BKIN

OSC\_EN

Table 16. Port C alternate function mapping

Port	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7
PD0	EVENTOUT	SPI2_NSS/ I2S2_WS	TIM16_CH1	-	-	-	-	-
PD1	EVENTOUT	SPI2_SCK/ I2S2_CK	TIM17_CH1	-	-	-	-	-
PD2	USART3_RTS _DE_CK	TIM3_ETR	TIM1_CH1N	USART5_RX	-	-	-	-
PD3	USART2_CTS	SPI2_MISO/ I2S2_MCK	TIM1_CH2N	USART5_TX	-	-	-	-
PD4	USART2_RTS _DE_CK	SPI2_MOSI/ I2S2_SD	TIM1_CH3N	USART5_RTS _DE_CK	-	-	-	-
PD5	USART2_TX	SPI1_MISO/ I2S1_MCK	TIM1_BKIN	USART5_CTS	-	-	-	-
PD6	USART2_RX	SPI1_MOSI/ I2S1_SD	-	-	-	-	-	-
PD7	-	-		MCO2	-	-	-	-
PD8	USART3_TX	SPI1_SCK/ I2S1_CK	-	-	-	-	-	-
PD9	USART3_RX	SPI1_NSS/ I2S1_WS	TIM1_BKIN2	-	-	-	-	-
PD10	MCO	-	-	-	-	-	-	-
PD11	USART3_CTS	LPTIM2_ETR	-	-	-	-	-	-
PD12	USART3_RTS _DE_CK	LPTIM2_IN1	TIM4_CH1	-	-	-	-	-
PD13	-	LPTIM2_OUT	TIM4_CH2	-	-	-	-	-
PD14	-	-	TIM4_CH3	-	-	-	-	-
PD15	-	-	TIM4_CH4	-	-	-	-	-

			Table 18.	Port E alternate	function mappi	ng		
Port	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7
PE0	TIM16_CH1	EVENTOUT	TIM4_ETR	-	-	-	-	-
PE1	TIM17_CH1	EVENTOUT	-	-	-	-	-	-
PE3	-	TIM3_CH1	-	-	-	-	-	-
PE4	-	TIM3_CH2	-	-	-	-	-	-
PE5	-	TIM3_CH3	-	-	-	-	-	-
PE6	-	TIM3_CH4	-	-	-	-	-	-
PE7	-	TIM1_ETR	-	USART5_RTS_D E_CK	-	-	-	-
PE8	USART4_TX	TIM1_CH1N	-	-	-	-	-	-
PE9	USART4_RX	TIM1_CH1	-	-	-	-	-	-
PE10	-	TIM1_CH2N	-	USART5_TX	-	-	-	-
PE11	-	TIM1_CH2	-	USART5_RX	-	-	-	-
PE12	SPI1_NSS/ I2S1_WS	TIM1_CH3N	-	-	-	-	-	-
PE13	SPI1_SCK/ I2S1_CK	TIM1_CH3	-	-	-	-	-	-
PE14	SPI1_MISO/I2S1 _MCK	TIM1_CH4	TIM1_BK2	-	-	-	-	-
PE15	SPI1_MOSI/I2S1 _SD	TIM1_BK	-	-	-	-	-	-

Port	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7
PF0	-	-	TIM14_CH1	-	-	-	-	-
PF1	OSC_EN	-	TIM15_CH1N	-	-	-	-	-
PF3	-	-	-	USART6_RTS _DE_CK	-	-	-	-
PF4	-	-	-	-	-	-	-	-
PF5	-	-	-	-	-	-	-	-
PF6	-	-	-	-	-	-	-	-
PF7	-	-	-	USART5_CTS	-	-	-	-
PF8	-	-	-	-	-	-	-	-
PF9	-	-	-	USART6_TX	-	-	-	-
PF10	-	-	-	USART6_RX	-	-	-	-
PF11	-	-	-	USART6_RTS _DE_CK	-	-	-	-
PF12	TIM15_CH1	-	-	USART6_CTS	-	-	-	-
PF13	TIM15_CH2	-	-	-	-	-	-	-

## 5 Electrical characteristics

#### 5.1 Parameter conditions

Unless otherwise specified, all voltages are referenced to V<sub>SS</sub>.

Parameter values defined at temperatures or in temperature ranges out of the ordering information scope are to be ignored.

Packages used for characterizing certain electrical parameters may differ from the commercial packages as per the ordering information.

## 5.1.1 Minimum and maximum values

Unless otherwise specified, the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at  $T_A = 25$  °C and  $T_A = T_A(max)$  (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean  $\pm 3\sigma$ ).

## 5.1.2 Typical values

Unless otherwise specified, typical data are based on  $T_A$  = 25 °C,  $V_{DD}$  =  $V_{DDA}$  = 3 V. They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated (mean  $\pm 2\sigma$ ).

## 5.1.3 Typical curves


Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

## 5.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in Figure 7.

#### 5.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in *Figure 8*.



## 5.1.6 Power supply scheme




Figure 9. Power supply scheme


1. Internally connected to  $V_{DDA}$  on devices without VREF+ pin.

#### Caution:

Power supply pin pairs (VDD/VDDA versus VSS/VSSA, VDD versus VSS) must be decoupled with filtering ceramic capacitors as shown above. These capacitors must be placed as close as possible to, or below, the appropriate pins on the underside of the PCB to ensure the good functionality of the device.

## 5.1.7 Current consumption measurement

Figure 10. Current consumption measurement scheme



# 5.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in *Table 20*, *Table 21* and *Table 22* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability. The device mission profile (application conditions) is compliant with the JEDEC JESD47 qualification standard.

All voltages are defined with respect to V<sub>SS</sub>.

Table 20. Voltage characteristics

Symbol	Ratings	Min	Max	Unit
$V_{DD}$	External supply voltage	-0.3	4.0	V
V <sub>BAT</sub>	External supply voltage on VBAT pin	-0.3	4.0	٧
V <sub>REF+</sub>	External voltage on VREF+ pin	-0.3	Min(V <sub>DD</sub> + 0.4, 4.0)	٧
	Input voltage on FT_xx pins except FT_c	-0.3	$V_{DD} + 4.0^{(2)(3)}$	
V <sub>IN</sub> <sup>(1)</sup>	Input voltage on FT_c pins	-0.3	5.5	V
	Input voltage on any other pin	-0.3	4.0	

- 1. Refer to *Table 21* for the maximum allowed injected current values.
- 2. To sustain a voltage higher than 4 V the internal pull-up/pull-down resistors must be disabled.
- 3. When an FT\_a pin is used by an analog peripheral such as ADC, the maximum  $V_{IN}$  is 4 V.

**Table 21. Current characteristics** 

Symbol	Ratings	Max	Unit
I <sub>VDD/VDDA,VDD</sub>	Current into VDD/VDDA and VDD power pins (source) <sup>(1)</sup>	100	mA
I <sub>VSS/VSSA,VSS</sub>	Current out of VSS/VSSA and VSS ground pins (sink) <sup>(1)</sup>	100	mA
	Output current sunk by any I/O and control pin except FT_f	15	
I <sub>IO(PIN)</sub>	Output current sunk by any FT_f pin	20	mA
	Output current sourced by any I/O and control pin	15	

Symbol	Ratings	Max	Unit
71	Total output current sunk by sum of all I/Os and control pins	80	mA
$\Sigma I_{IO(PIN)}$	Total output current sourced by sum of all I/Os and control pins	80	IIIA
. (2)	Injected current on a FT_xx pin	-5 / NA <sup>(3)</sup>	mΛ
I <sub>INJ(PIN)</sub> <sup>(2)</sup>	Injected current on a TT_a pin <sup>(4)</sup>	-5 / 0	- mA
Σ I <sub>INJ(PIN)</sub>	Total injected current (sum of all I/Os and control pins) <sup>(5)</sup>	25	mA

**Table 21. Current characteristics (continued)** 

- All main power (VDD/VDDA, VDD, VBAT) and ground (VSS/VSSA, VSS) pins must always be connected to the external power supplies, in the permitted range.
- 2. A positive injection is induced by  $V_{IN} > V_{DDIO1}$  while a negative injection is induced by  $V_{IN} < V_{SS}$ .  $I_{INJ(PIN)}$  must never be exceeded. Refer also to *Table 20: Voltage characteristics* for the maximum allowed input voltage values.
- 3. Positive injection is not possible on these I/Os and does not occur for input voltages lower than the specified maximum value
- 4. On these I/Os, any current injection disturbs the analog performances of the device.
- When several inputs are submitted to a current injection, the maximum ∑|I<sub>INJ(PIN)</sub>| is the absolute sum of the negative injected currents (instantaneous values).

Table 22. Thermal characteristics

Symbol	Ratings	Value	Unit
T <sub>STG</sub>	Storage temperature range	-65 to +150	°C
T <sub>J</sub>	Maximum junction temperature	150	°C

# 5.3 Operating conditions

## 5.3.1 General operating conditions

Table 23. General operating conditions

Symbol	Parameter	Conditions	Min	Max	Unit
f <sub>HCLK</sub>	Internal AHB clock frequency	-	0	64	MHz
f <sub>PCLK</sub>	Internal APB clock frequency	-	0	64	IVITZ
V <sub>DD/DDA</sub>	Supply voltage	-	2.0 <sup>(1)</sup>	3.6	V
$V_{BAT}$	Backup operating voltage	-	1.55	3.6	V
		All except RST, TT_xx and FT_c	-0.3	Min(V <sub>DD</sub> + 3.6, 5.5) <sup>(2)</sup>	
$V_{IN}$	I/O input voltage	TT_xx	-0.3	V <sub>DD</sub> + 0.3	V
		RST	-0.3	V <sub>DD</sub> + 0.3	
		FT_c	-0.3	5.0 <sup>(2)</sup>	
T <sub>A</sub>	Ambient temperature <sup>(3)</sup>	-	-40	85	°C
TJ	Junction temperature	-	-40	105	°C

<sup>1.</sup> When RESET is released functionality is guaranteed down to  $V_{\mbox{\scriptsize PDR}}$  min.

<sup>2.</sup> For operation with voltage higher than  $V_{DD}$  +0.3 V, the internal pull-up and pull-down resistors must be disabled.



The T<sub>A</sub>(max) applies to P<sub>D</sub>(max). At P<sub>D</sub> < P<sub>D</sub>(max) the ambient temperature is allowed to go higher than T<sub>A</sub>(max) provided that the junction temperature T<sub>J</sub> does not exceed T<sub>J</sub>(max). Refer to Section 6.6: Thermal characteristics.

## 5.3.2 Operating conditions at power-up / power-down

The parameters given in *Table 24* are derived from tests performed under the ambient temperature condition summarized in *Table 23*.

Table 24. Operating conditions at power-up / power-down

Symbol	Parameter	Conditions	Min	Max	Unit
	W all and	V <sub>DD</sub> rising	-	8	µs/V
t <sub>∨DD</sub>	V <sub>DD</sub> slew rate	V <sub>DD</sub> falling	10	8	μο/ ν

## 5.3.3 Embedded reset and power control block characteristics

The parameters given in *Table 25* are derived from tests performed under the ambient temperature conditions summarized in *Table 23*.

Table 25. Embedded reset and power control block characteristics

Symbol	Parameter	Conditions <sup>(1)</sup>	Min	Тур	Max	Unit
t <sub>RSTTEMPO</sub> <sup>(2)</sup>	POR temporization when $V_{DD}$ crosses $V_{POR}$	V <sub>DD</sub> rising	-	250	400	μs
V <sub>POR</sub> <sup>(2)</sup>	Power-on reset threshold	-	2.06	2.10	2.14	V
V <sub>PDR</sub> <sup>(2)</sup>	Power-down reset threshold	-	1.960	2.00	2.04	V
V <sub>hyst_POR_PDR</sub>	Hysteresis of $V_{POR}$ and $V_{PDR}$	Hysteresis in continuous mode	-	20 -	mV	
, _ · _		Hysteresis in other mode	-	30	-	

<sup>1.</sup> Continuous mode means Run/Sleep modes, or temperature sensor enable in Low-power run/Low-power sleep modes.

## 5.3.4 Embedded voltage reference

The parameters given in *Table 26* are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 23: General operating conditions*.

Table 26. Embedded internal voltage reference

Symbol	Parameter	Parameter Conditions		Тур	Max	Unit
V <sub>REFINT</sub>	Internal reference voltage	-40°C < T <sub>J</sub> < 105°C	1.182	1.212	1.232	V
t <sub>S_vrefint</sub> (1)	ADC sampling time when reading the internal reference voltage	-	4 <sup>(2)</sup>	-	-	μs
t <sub>start_vrefint</sub>	Start time of reference voltage buffer when ADC is enable	-	-	8	12 <sup>(2)</sup>	μs



<sup>2.</sup> Specified by design. Not tested in production.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
I <sub>DD(VREFINTBUF)</sub>	V <sub>REFINT</sub> buffer consumption from V <sub>DD</sub> when converted by ADC	-	-	12.5	20 <sup>(2)</sup>	μΑ
ΔV <sub>REFINT</sub>	Internal reference voltage spread over the temperature range	V <sub>DD</sub> = 3 V	-	5	7.5 <sup>(2)</sup>	mV
T <sub>Coeff_vrefint</sub>	Temperature coefficient	-	-	30	50 <sup>(2)</sup>	ppm/°C
A <sub>Coeff</sub>	Long term stability	1000 hours, T = 25 °C	-	300	1000 <sup>(2)</sup>	ppm
V <sub>DDCoeff</sub>	Voltage coefficient	3.0 V < V <sub>DD</sub> < 3.6 V	-	250	1200 <sup>(2)</sup>	ppm/V
V <sub>REFINT_DIV1</sub>	1/4 reference voltage		24	25	26	
V <sub>REFINT_DIV2</sub>	1/2 reference voltage	-	49	50	51	% V <sub>REFINT</sub>
V <sub>REFINT_DIV3</sub>	3/4 reference voltage		74	75	76	IXEI IIVI

Table 26. Embedded internal voltage reference (continued)

<sup>2.</sup> Specified by design. Not tested in production.




Figure 11. V<sub>REFINT</sub> vs. temperature

## 5.3.5 Supply current characteristics

The current consumption is a function of several parameters and factors such as the operating voltage, ambient temperature, I/O pin loading, device software configuration, operating frequencies, I/O pin switching rate, program location in memory and executed binary code.

The current consumption is measured as described in *Figure 10: Current consumption measurement scheme*.

<sup>1.</sup> The shortest sampling time can be determined in the application by multiple iterations.

## Typical and maximum current consumption

The MCU is placed under the following conditions:

- All I/O pins are in analog input mode
- All peripherals are disabled except when explicitly mentioned
- The flash memory access time is adjusted with the minimum wait states number, depending on the f<sub>HCLK</sub> frequency (refer to the table "Number of wait states according to CPU clock (HCLK) frequency" available in the RM0454 reference manual).
- When the peripherals are enabled f<sub>PCLK</sub> = f<sub>HCLK</sub>
- For flash memory and shared peripherals f<sub>PCLK</sub> = f<sub>HCLK</sub> = f<sub>HCLKS</sub>

Unless otherwise stated, values given in *Table 27* through *Table 33* are derived from tests performed under ambient temperature and supply voltage conditions summarized in *Table 23: General operating conditions*.

Table 27. Current consumption in Run and Low-power run modes at different die temperatures

		Conc	litions		Ту	/p	Ма	x <sup>(1)</sup>	
Symbol	Parameter	General	f <sub>HCLK</sub>	Fetch from <sup>(2)</sup>	25°C	85°C	25°C	85°C	Unit
			64 MHz		9.4	9.7	9.9	10.0	
			56 MHz		8.3	8.5	8.7	8.8	
			48 MHz	Flash	7.4	7.6	7.8	7.9	
f	Dongo 1:	32 MHz	memory	5.1	5.3	5.3	5.5		
	Range 1; PLL enabled;	24 MHz		3.9	4.1	4.2	4.5		
	f <sub>HCLK</sub> = f <sub>HSI</sub> bypass (≤16 MHz), f <sub>HCLK</sub> = f <sub>PLLRCLK</sub>	16 MHz		2.5	2.8	2.7	2.8		
		64 MHz		9.6	9.7	10.3	10.4		
		(>16 MHz);	56 MHz	SRAM	8.5	8.6	9.0	9.1	
	Supply current in Run		48 MHz		7.6	7.7	8.1	8.2	mA
I <sub>DD(Run)</sub>	mode		32 MHz		5.2	5.3	5.5	5.6	
			24 MHz		3.9	4.2	4.5	4.6	
			16 MHz		2.6	2.7	2.8	2.9	
		Dance O	16 MHz		2.0	2.1	2.4	2.5	
		Range 2; PLL enabled;	8 MHz	Flash memory	1.1	1.2	1.4	1.6	
	f <sub>HCLK</sub> = f <sub>HSI</sub> bypass (≤16 MHz),	2 MHz		0.4	0.5	0.7	1.0		
		f <sub>HCLK</sub> = f <sub>PLLRCLK</sub>	16 MHz		2.1	2.2	2.5	2.7	
		(>16 MHz);	8 MHz	SRAM	1.1	1.2	1.5	1.6	
			2 MHz		0.4	0.5	0.7	1.0	

Table 27. Current consumption in Run and Low-power run modes at different die temperatures (continued)

Symbol		Conc	Conditions				Max <sup>(1)</sup>		
	Parameter	General	f <sub>HCLK</sub>	Fetch from <sup>(2)</sup>	25°C	85°C	25°C	85°C	Unit
			2 MHz		308	457	644	930	
		1 MHz		171	314	583	919		
		500 kHz	Flash memory	99	242	523	875	,	
	Overalis	PLL disabled; f <sub>HCLK</sub> = f <sub>HSE</sub> bypass (> 32 kHz),	125 kHz	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	50	187	490	820	
	Supply current in		32 kHz		32	171	473	792	
IDD(LPRun)	Low-power run mode	f <sub>HCLK</sub> = f <sub>LSE</sub> bypass (= 32 kHz);	2 MHz		275	396	633	919	μA
Tun mode	runnioue	(3)	1 MHz		154	286	583	908	
			500 kHz	SRAM	88	226	523	858	
			125 kHz		44	171	484	820	
			32 kHz		33	149	457	787	

- 1. Based on characterization results, not tested in production.
- 2. Prefetch and cache enabled when fetching from flash memory. Code compiled with high optimization for space in SRAM.
- 3.  $V_{DD}$  = 3.0 V for values in Typ columns and 3.6 V for values in Max columns, all peripherals disabled.

Table 28. Current consumption in Sleep and Low-power sleep modes

		Condition	ons		Тур		Max <sup>(1)</sup>				
Symbol	Parameter	General	Voltage scaling	f <sub>HCLK</sub>	25°C	85°C	25°C	85°C	Unit		
				64 MHz	9.4	9.7	9.9	10.0			
				56 MHz	1.8	2.0	2.4	2.6			
I Indicate I Cliffent in I '	Flash memory enabled;	Range 1	48 MHz	1.6	1.8	2.1	2.3				
	Supply	(≤16 MHz; PLL disabled),	Range	32 MHz	1.2	1.3	1.6	1.7			
	current in		f <sub>HCLK</sub> = f <sub>PLLRCLK</sub> (>16 MHz; PLL enabled);			24 MHz	1.0	1.1	1.3	1.5	mA
	Sleep mode				16 MHz	0.6	0.7	8.0	0.9		
				All peripherals disabled		16 MHz	0.5	0.6	0.7	8.0	
			Range 2	8 MHz	0.3	0.5	0.4	0.6			
				2 MHz	0.2	0.3	0.2	0.4			
				2 MHz	76	220	193	550			
I <sub>DD(LPSleep)</sub> current Low-pow	Supply	Flash memory disabled; PLL disabled;		1 MHz	52	193	160	481			
	current in	f <sub>HCLK</sub> = f <sub>HSE</sub> bypass (> 32 kHz),		f <sub>HCLK</sub> = f <sub>HSE</sub> bypass (> 32 l		500 kHz	40	182	143	454	μΑ
	sleep mode	f <sub>HCLK</sub> = f <sub>LSE</sub> bypass (= 32 k All peripherals disabled	(Hz);	125 kHz	31	171	116	426			
		7 til periprierais disabled		32 kHz	28	165	99	413			



1. Based on characterization results, not tested in production.

Table 29. Current consumption in Stop 0 mode

Symbol	Parameter	Conditions		Тур		Max <sup>(1)</sup>		Unit
	Parameter	V <sub>DD</sub>		25°C	85°C	25°C	85°C	Unit
			2.4 V	325	407	407	517	
		HSI kernel ON	3 V	325	413	413	523	
	Supply current		3.6 V	330	418	413	523	] <u>,</u>
IDD(Stop 0)	in Stop 0 mode		2.4 V	110	215	198	319	μΑ
	HSI kernel OFF	3 V	116	215	198	325		
			3.6 V	116	220	204	336	

<sup>1.</sup> Based on characterization results, not tested in production.

Table 30. Current consumption in Stop 1 mode

			<u> </u>						
Symbol	Parameter	c	onditions		Тур		Max <sup>(1)</sup>		Unit
Зупівої	Parameter		RTC	V <sub>DD</sub>	25°C	85°C	25°C	85°C	Unit
				2.4 V	3.4	28	9.4	97.5	
	Disabled	Disabled	3 V	3.6	28	14.6	106		
		,		3.6 V	3.9	29	17.1	110	
	Supply		Enabled (clocked by	2.4 V	3.9	28	10.9	97.5	
I <sub>DD(Stop 1)</sub>	current in			3 V	4.1	29	16.3	106	μΑ
	Stop 1 mode		LSI)	3.6 V	4.6	29	19.9	115	
		Flash		2.4 V	8.0	33	22.1	113	
	memory Disabled powered	Disabled	3 V	8.3	33	33.1	123		
		3.6 V	8.5	34	36.9	132			

<sup>1.</sup> Based on characterization results, not tested in production.

Table 31. Current consumption in Standby mode

Symbol	Parameter	Conditions		Тур		Max <sup>(1)</sup>		Unit
	Tarameter	General	V <sub>DD</sub>	25°C	85°C	25°C	85°C	J.III
			1.8 V	1.0	2.8	1.3	19	
		RTC disabled	2.4 V	1.2	3.2	1.5	20	
	Supply current in		3.6 V	1.4	3.8	2.0	23	
<sup>I</sup> DD(Standby)	Standby mode <sup>(2)</sup>	DTO III	1.8 V	1.5	3.1	2.8	19	μΑ
		RTC enabled, clocked by LSI;	2.4 V	1.8	3.7	3.3	22	
		Siestica by Loi,	3.6 V	2.2	4.4	3.6	25	

<sup>1.</sup> Based on characterization results, not tested in production.

2. Without SRAM retention and with ULPEN bit set

Table 32. C	urrent consumption in VBAT r	node

Symbol	Parameter	Condition	Conditions		Тур				
- Cyllibol	T di difficter	RTC	V <sub>BAT</sub>	25°C	85°C	Unit			
		Enabled, clocked by LSE bypass at	1.8 V	352	583				
			LSE bypass at	2.4 V	542	699			
32.768 kHz	32.768 kHz	3.6 V	690	998					
		Enabled, clocked by LSE crystal at 32.768 kHz  Disabled	1.8 V	176	440	•			
I <sub>DD(VBAT)</sub>	Supply current in VBAT mode		LSE crystal at			2.4 V	231	550	nA
	V B/ (T Mode		3.6 V	314	666				
			1.8 V	3	209				
			2.4 V	4	242				
			3.6 V	8	297				

#### I/O system current consumption

The current consumption of the I/O system has two components: static and dynamic.

#### I/O static current consumption

All the I/Os used with internal or external pull-up or pull-down resistor generate current consumption when the pin is externally or internally tied low or high, respectively. The value of this current consumption can be simply computed by using the pull-up/pull-down resistor values. For internal pull-up/pull-down resistors, the indicative values are given in *Table 50: I/O static characteristics*. Any other external load must also be considered to estimate the current consumption.

Additional I/O current consumption is due to I/Os configured as inputs if an intermediate voltage level is externally applied. This current consumption is caused by the input Schmitt trigger circuits used to discriminate the input value. Unless this specific configuration is required by the application, this supply current consumption can be avoided by configuring these I/Os in analog mode. This is notably the case of ADC input pins which should be configured as analog inputs.

#### Caution:

Any floating input pin can also settle to an intermediate voltage level or switch inadvertently, as a result of external electromagnetic noise. To avoid current consumption related to floating pins, they must either be configured in analog mode, or forced internally to a definite digital value. This can be done either by using pull-up/down resistors or by configuring the pins in output mode.

#### I/O dynamic current consumption

In addition to the internal peripheral current consumption measured previously (see *Table 33: Current consumption of peripherals*), the I/Os used by an application also contribute to the current consumption. When an I/O pin switches, it uses the current from the I/O supply voltage to supply the I/O pin circuitry and to charge/discharge the capacitive load (internal and external) connected to the pin:

$$I_{SW} = V_{DDIO1} \times f_{SW} \times C$$



#### where

 $I_{\text{SW}}$  is the current sunk by a switching I/O to charge/discharge the capacitive load

V<sub>DDIO1</sub> is the I/O supply voltage

f<sub>SW</sub> is the I/O switching frequency

C is the total capacitance seen by the I/O pin:  $C = C_{INT} + C_{EXT} + C_{S}$ 

 $C_S$  is the PCB board capacitance including the pad pin.

The test pin is configured in push-pull output mode and is toggled by software at a fixed frequency.

#### On-chip peripheral current consumption

The current consumption of the on-chip peripherals is given in the following table. The MCU is placed under the following conditions:

- All I/O pins are in Analog mode
- The given value is calculated by measuring the difference of the current consumptions:
  - when the peripheral is clocked on
  - when the peripheral is clocked off
- Ambient operating temperature and supply voltage conditions summarized in Table 20: Voltage characteristics
- The power consumption of the digital part of the on-chip peripherals is given in the following table. The power consumption of the analog part of the peripherals (where applicable) is indicated in each related section of the datasheet.

Table 33. Current consumption of peripherals

		Con	sumption in μA	/MHz
Peripheral	Bus	Range 1	Range 2	Low-power run and sleep
IOPORT Bus	IOPORT	0.5	0.4	0.3
GPIOA	IOPORT	3.1	2.4	3.0
GPIOB	IOPORT	2.9	2.3	3.0
GPIOC	IOPORT	3.0	2.4	2.8
GPIOD	IOPORT	2.7	2.2	2.5
GPIOE	IOPORT	1.6	1.4	1.6
GPIOF	IOPORT	2.8	2.3	2.6
Bus matrix	AHB	0.5	0.5	0.5
All AHB Peripherals	AHB	31	26	30
DMA1/DMAMUX	AHB	5.1	4.3	4.9
CRC	AHB	0.4	0.4	0.5
FLASH	AHB	22	18	21
All APB peripherals	APB	120	110	220
AHB to APB bridge <sup>(1)</sup>	APB	0.2	0.2	0.1
PWR	APB	0.4	0.3	0.4
WWDG	APB	0.4	0.4	0.4



Table 33. Current consumption of peripherals (continued)

		Con	sumption in μΑ	/MHz
Peripheral	Bus	Range 1	Range 2	Low-power run and sleep
DMA2	APB	1.5	1.3	1.5
TIM1	APB	7.6	6.3	7.2
TIM3	APB	4.7	3.9	4.3
TIM4	APB	4.4	3.7	4.2
TIM6	APB	1.2	1.0	1.1
TIM7	APB	0.8	0.7	0.8
TIM14	APB	1.4	1.2	1.3
TIM15	APB	4.2	3.5	3.9
TIM16	APB	2.7	2.3	2.5
TIM17	APB	0.8	0.7	0.7
I2C1	APB	3.6	3.0	3.3
I2C2	APB	3.4	2.8	3.2
I2C3	APB	0.9	0.7	0.8
SPI1	APB	2.2	1.9	2.1
SPI2	APB	2.1	1.7	2.0
SPI3	APB	1.4	1.2	1.3
USART1	APB	7.4	6.2	6.9
USART2	APB	7.4	6.2	7.0
USART3	APB	7.4	6.2	6.9
USART4	APB	2.1	1.8	2.0
USART5	APB	2.3	1.9	2.1
USART6	APB	2.2	1.8	2.1
ADC	APB	2.4	2.0	2.3
SYSCFG	APB	0.5	0.4	0.5
USB	APB	3.3	2.7	3.0

<sup>1.</sup> The AHB to APB Bridge is automatically active when at least one peripheral is ON on the APB.

# 5.3.6 Wakeup time from low-power modes and voltage scaling transition times

The wakeup times given in *Table 34* are the latency between the event and the execution of the first user instruction.

Table 34. Low-power mode wakeup times<sup>(1)</sup>

Symbol	Parameter	Conditions	Тур	Max	Unit
t <sub>WUSLEEP</sub>	Wakeup time from Sleep to Run mode	-	11	11	CPU
t <sub>WULPSLEEP</sub>	Wakeup time from Low-power sleep mode	Transiting to Low-power-run-mode execution in flash memory not powered in Low-power sleep mode; HCLK = HSI16 / 8 = 2 MHz	11	14	cycles
	Wakeup time from	Transiting to Run-mode execution in flash memory not powered in Stop 0 mode; HCLK = HSI16 = 16 MHz; Regulator in Range 1 or Range 2	5.6	6	
<sup>t</sup> wustopo	Stop 0	Transiting to Run-mode execution in SRAM or in flash memory powered in Stop 0 mode; HCLK = HSI16 = 16 MHz; Regulator in Range 1 or Range 2	2	2.4	μs
		Transiting to Run-mode execution in flash memory not powered in Stop 1 mode; HCLK = HSI16 = 16 MHz; Regulator in Range 1 or Range 2	9.0	11.2	
	Wakeup time from	Transiting to Run-mode execution in SRAM or in flash memory powered in Stop 1 mode; HCLK = HSI16 = 16 MHz; Regulator in Range 1 or Range 2	5	7.5	
<sup>t</sup> wustop1	Stop 1	Transiting to Low-power-run-mode execution in flash memory not powered in Stop 1 mode;  HCLK = HSI16/8 = 2 MHz;  Regulator in low-power mode (LPR = 1 in PWR_CR1)	22	25.3	μs
		Transiting to Low-power-run-mode execution in SRAM or in flash memory powered in Stop 1 mode; HCLK = HSI16 / 8 = 2 MHz; Regulator in low-power mode (LPR = 1 in PWR_CR1)	18	23.5	
t <sub>WUSTBY</sub>	Wakeup time from Standby mode	Transiting to Run mode; HCLK = HSI16 = 16 MHz; Regulator in Range 1	14.5	30	μs
t <sub>WULPRUN</sub>	Wakeup time from Low-power run mode <sup>(2)</sup>	Transiting to Run mode; HSISYS = HSI16/8 = 2 MHz	5	7	μs

<sup>1.</sup> Based on characterization results, not tested in production.

<sup>2.</sup> Time until REGLPF flag is cleared in PWR\_SR2.

Table 35. Regulator mode transition times<sup>(1)</sup>

Symbol	Parameter	Conditions	Тур	Max	Unit
t <sub>VOST</sub>	Transition times between regulator Range 1 and Range 2 <sup>(2)</sup>	HSISYS = HSI16	20	40	μs

<sup>1.</sup> Based on characterization results, not tested in production.

#### 5.3.7 External clock source characteristics

## High-speed external user clock generated from an external source

In bypass mode the HSE oscillator is switched off and the input pin is a standard GPIO.


The external clock signal has to respect the I/O characteristics in Section 5.3.14. See Figure 12 for recommended clock input waveform.

Table 36. High-speed external user clock characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f	User external clock source frequency	Voltage scaling Range 1	-	8	48	MHz
f <sub>HSE_ext</sub>	Oser external clock source frequency	Voltage scaling Range 2	-	8	26	IVII IZ
V <sub>HSEH</sub>	OSC_IN input pin high level voltage	-	0.7 V <sub>DDIO1</sub>	-	V <sub>DDIO1</sub>	V
V <sub>HSEL</sub>	OSC_IN input pin low level voltage	-	V <sub>SS</sub>	-	0.3 V <sub>DDIO1</sub>	V
t <sub>w(HSEH)</sub>	OSC IN high or low time	Voltage scaling Range 1	7	-	-	no
t <sub>w(HSEL)</sub>	OSC_IN HIGH OF IOW LITTLE	Voltage scaling Range 2	18	-	-	ns

<sup>1.</sup> Specified by design. Not tested in production.

Figure 12. High-speed external clock source AC timing diagram



<sup>2.</sup> Time until VOSF flag is cleared in PWR\_SR2.

MS19215V2

#### Low-speed external user clock generated from an external source

In bypass mode the LSE oscillator is switched off and the input pin is a standard GPIO.

The external clock signal has to respect the I/O characteristics in Section 5.3.14. See Figure 13 for recommended clock input waveform.

Table 37. Low-speed external user clock characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>LSE_ext</sub>	User external clock source frequency	-	-	32.768	1000	kHz
$V_{LSEH}$	OSC32_IN input pin high level voltage	-	0.7 V <sub>DDIO1</sub>	-	V <sub>DDIO1</sub>	V
V <sub>LSEL</sub>	OSC32_IN input pin low level voltage	-	$V_{SS}$	-	0.3 V <sub>DDIO1</sub>	V
$t_{w(LSEH)}$ $t_{w(LSEL)}$	OSC32_IN high or low time	-	250	-	-	ns

<sup>1.</sup> Specified by design. Not tested in production.

VLSEH

VLSEL

90%

10%

TLSE

tw(LSEH)

tw(LSEH)

tw(LSEL)

Figure 13. Low-speed external clock source AC timing diagram

## High-speed external clock generated from a crystal/ceramic resonator

The high-speed external (HSE) clock can be supplied with a 4 to 48 MHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on design simulation results obtained with typical external components specified in *Table 38*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Table 38. HSE oscillator characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions <sup>(2)</sup>	Min	Тур	Max	Unit
f <sub>OSC_IN</sub>	Oscillator frequency	-	4	8	48	MHz
R <sub>F</sub>	Feedback resistor	-	-	200	-	kΩ

Symbol	Parameter	Conditions <sup>(2)</sup>	Min	Тур	Max	Unit
		During startup <sup>(3)</sup>	-	-	5.5	
		$V_{DD} = 3 \text{ V},$ Rm = 30 $\Omega$ , CL = 10 pF@8 MHz	-	0.44	-	
		$V_{DD} = 3 \text{ V},$ Rm = 45 $\Omega$ , CL = 10 pF@8 MHz	-	0.45	-	
I <sub>DD(HSE)</sub>		$V_{DD} = 3 \text{ V},$ Rm = 30 $\Omega$ , CL = 5 pF@48 MHz	-	0.68	-	mA
		$V_{DD}$ = 3 V, Rm = 30 $\Omega$ , CL = 10 pF@48 MHz	-	0.94	-	
		$V_{DD}$ = 3 V, Rm = 30 $\Omega$ , CL = 20 pF@48 MHz	-	1.77	-	
G <sub>m</sub>	Maximum critical crystal transconductance	Startup	-	-	1.5	mA/V
t <sub>SU(HSE)</sub> <sup>(4)</sup>	Startup time	V <sub>DD</sub> is stabilized	-	2	-	ms

Table 38. HSE oscillator characteristics<sup>(1)</sup> (continued)

- 1. Specified by design. Not tested in production.
- 2. Resonator characteristics given by the crystal/ceramic resonator manufacturer.
- 3. This consumption level occurs during the first 2/3 of the  $t_{SU(HSE)}$  startup time
- t<sub>SU(HSE)</sub> is the startup time measured from the moment it is enabled (by software) to a stabilized 8 MHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer

For  $C_{L1}$  and  $C_{L2}$ , it is recommended to use high-quality external ceramic capacitors in the 5 pF to 20 pF range (typ.), designed for high-frequency applications, and selected to match the requirements of the crystal or resonator (see *Figure 14*).  $C_{L1}$  and  $C_{L2}$  are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of  $C_{L1}$  and  $C_{L2}$ . PCB and MCU pin capacitance must be included (10 pF can be used as a rough estimate of the combined pin and board capacitance) when sizing  $C_{L1}$  and  $C_{L2}$ .

Note:

For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website www.st.com.




Figure 14. Typical application with an 8 MHz crystal

1. R<sub>EXT</sub> value depends on the crystal characteristics.

## Low-speed external clock generated from a crystal resonator

The low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal resonator oscillator. All the information given in this paragraph are based on design simulation results obtained with typical external components specified in *Table 39*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Symbol	Parameter	Conditions <sup>(2)</sup>	Min	Тур	Max	Unit
		LSEDRV[1:0] = 00 Low drive capability	-	250	-	
1 .	LSE ourrent consumption	LSEDRV[1:0] = 01 Medium low drive capability	-	315	-	nA
I <sub>DD(LSE)</sub>	LSE current consumption	LSEDRV[1:0] = 10 Medium high drive capability	-	500	-	IIA
		LSEDRV[1:0] = 11 High drive capability	-	630	-	
		LSEDRV[1:0] = 00 Low drive capability	-	-	0.5	
Gm	Maximum critical crystal	LSEDRV[1:0] = 01 Medium low drive capability	-	-	0.75	μΑ/V
Gm <sub>critmax</sub>	gm	LSEDRV[1:0] = 10 Medium high drive capability	-	-	1.7	μΑνν
		LSEDRV[1:0] = 11 High drive capability	-	-	2.7	
t <sub>SU(LSE)</sub> <sup>(3)</sup>	Startup time	V <sub>DD</sub> is stabilized	-	2	-	S

Table 39. LSE oscillator characteristics ( $f_{LSE} = 32.768 \text{ kHz}$ )<sup>(1)</sup>



<sup>1.</sup> Specified by design. Not tested in production.

Refer to the note and caution paragraphs below the table, and to the application note AN2867 "Oscillator design guide for ST microcontrollers".

3. t<sub>SU(LSE)</sub> is the startup time measured from the moment it is enabled (by software) to a stabilized 32.768 kHz oscillation is reached. This value is measured for a standard crystal and it can vary significantly with the crystal manufacturer

Note: For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website www.st.com.




Figure 15. Typical application with a 32.768 kHz crystal

Note:

An external resistor is not required between OSC32\_IN and OSC32\_OUT and it is forbidden to add one.

#### 5.3.8 Internal clock source characteristics

The parameters given in *Table 40* are derived from tests performed under ambient temperature and supply voltage conditions summarized in *Table 23: General operating conditions*. The provided curves are characterization results, not tested in production.

## High-speed internal (HSI16) RC oscillator

Table 40. HSI16 oscillator characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>HSI16</sub>	HSI16 Frequency	V <sub>DD</sub> =3.0 V, T <sub>A</sub> =30 °C	15.88	-	16.08	MHz
Δ.	HSI16 oscillator frequency drift over	T <sub>A</sub> = 0 to 85 °C	-1	-	1	%
$\Delta$ Temp(HSI16)	temperature	T <sub>A</sub> = -40 to 85 °C	-2	-	1.5	%
$\Delta_{ m VDD}( m HSI16)$	HSI16 oscillator frequency drift over $V_{DD}$	V <sub>DD</sub> =V <sub>DD</sub> (min) to 3.6 V	-0.1	-	0.05	%
		From code 127 to 128	-8	-6	-4	
TRIM	HSI16 frequency user trimming step	From code 63 to 64 From code 191 to 192	-5.8	-3.8	-1.8	%
		For all other code increments	0.2	0.3	0.4	
D <sub>HSI16</sub> <sup>(2)</sup>	Duty Cycle	-	45	-	55	%
t <sub>su(HSI16)</sub> <sup>(2)</sup>	HSI16 oscillator start-up time	-	-	0.8	1.2	μs

Table 40. HSI16 oscillato	r characteristics <sup>(1)</sup> (	(continued)	)
---------------------------	------------------------------------	-------------	---

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t <sub>stab(HSI16)</sub> <sup>(2)</sup>	HSI16 oscillator stabilization time	-	-	3	5	μs
I <sub>DD(HSI16)</sub> <sup>(2)</sup> HSI16 oscillator power consumption		-	-	155	190	μA

- 1. Based on characterization results, not tested in production.
- 2. Specified by design. Not tested in production.

## Low-speed internal (LSI) RC oscillator

Table 41. LSI oscillator characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		V <sub>DD</sub> = 3.0 V, T <sub>A</sub> = 30 °C	31.04	-	32.96	
f <sub>LSI</sub>	LSI frequency	$V_{DD} = V_{DD}(min)$ to 3.6 V, $T_A = -40$ to 85 °C	29.5	-	34	kHz
t <sub>SU(LSI)</sub> <sup>(2)</sup>	LSI oscillator start-up time	-	-	80	130	μs
t <sub>STAB(LSI)</sub> (2)	LSI oscillator stabilization time	5% of final frequency	-	125	180	μs
I <sub>DD(LSI)</sub> <sup>(2)</sup>	LSI oscillator power consumption	-	-	110	180	nA

- 1. Based on characterization results, not tested in production.
- 2. Specified by design. Not tested in production.

## 5.3.9 PLL characteristics

The parameters given in *Table 42* are derived from tests performed under temperature and  $V_{DD}$  supply voltage conditions summarized in *Table 23: General operating conditions*.

Table 42. PLL characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>PLL_IN</sub>	PLL input clock frequency <sup>(2)</sup>	-	2.66	-	16	MHz
D <sub>PLL_IN</sub>	PLL input clock duty cycle	-	45	-	55	%
f	PLL multiplier output clock P	Voltage scaling Range 1	3.09	-	122	MHz
f <sub>PLL_P_OUT</sub>	PLL multiplier output clock P	Voltage scaling Range 2	3.09	-	40	IVII IZ
£	PLL multiplier output clock R	Voltage scaling Range 1	12	ı	64	MHz
f <sub>PLL_R_OUT</sub>		Voltage scaling Range 2	12	-	16	IVII IZ
f	PLL VCO output	Voltage scaling Range 1	96	-	344	MHz
f <sub>VCO_OUT</sub>		Voltage scaling Range 2	96	-	128	IVII IZ
t <sub>LOCK</sub>	PLL lock time	-	ı	15	40	μs
Jitter	RMS cycle-to-cycle jitter	Outstand als SC MULE	1	50	-	±ne
	RMS period jitter	System clock 56 MHz	-	40	-	±ps



Table 42. PLL characteristics<sup>(1)</sup> (continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	PLL power consumption	VCO freq = 96 MHz	-	200	260	
		VCO freq = 192 MHz	-	300	380	μΑ
	22	VCO freq = 344 MHz	-	520	650	

<sup>1.</sup> Specified by design. Not tested in production.

## 5.3.10 Flash memory characteristics

Table 43. Flash memory characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Тур	Max	Unit
t <sub>prog</sub>	64-bit programming time	-	85	125	μs
+	Row (32 double word) programming time	Normal programming	2.7	4.6	
<sup>t</sup> prog_row	(32 double word) programming time	Fast programming	1.7	2.8	
4	Dago (2 Khyto) programming time	Normal programming	21.8	36.6	ms
<sup>t</sup> prog_page	Page (2 Kbyte) programming time	Fast programming	13.7	22.4	
t <sub>ERASE</sub>	Page (2 Kbyte) erase time	-	22.0	40.0	
	Donk (542 Kh. to (2)) and anomalia a time	Normal programming	2.8	4.7	
<sup>t</sup> prog_bank	Bank (512 Kbyte <sup>(2)</sup> ) programming time	Fast programming	1.8	2.9	S
t <sub>ME</sub>	Mass erase time	-	22.1	40.1	ms
		Programming	3	-	
I <sub>DD(FlashA)</sub>	Average consumption from V <sub>DD</sub>	Page erase	3	-	mA
		Mass erase	5	-	
I <sub>DD(FlashP)</sub>	Maximum current (peak)	Programming, 2 μs peak duration	7	-	mA
DD(FIASHP)	(2007)	Erase, 41 µs peak duration	7	-	

<sup>1.</sup> Specified by design. Not tested in production.

Table 44. Flash memory endurance and data retention

Symbol	Parameter	Conditions	Min <sup>(1)</sup>	Unit
N <sub>END</sub>	Endurance	T <sub>A</sub> = -40 to +85 °C	1	kcycles
t <sub>RET</sub>	Data retention	1 kcycle <sup>(2)</sup> at T <sub>A</sub> = 85 °C	15	Years

<sup>1.</sup> Guaranteed by characterization results.



<sup>2.</sup> Make sure to use the appropriate division factor M to obtain the specified PLL input clock values.

<sup>2.</sup> Values provided also apply to devices with less flash memory than one 512 Kbyte bank

<sup>2.</sup> Cycling performed over the whole temperature range.

#### 5.3.11 EMC characteristics

Susceptibility tests are performed on a sample basis during device characterization.

## Functional EMS (electromagnetic susceptibility)

While a simple application is executed on the device (toggling 2 LEDs through I/O ports). the device is stressed by two electromagnetic events until a failure occurs. The failure is indicated by the LEDs:

- Electrostatic discharge (ESD) (positive and negative) is applied to all device pins until a functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard.
- FTB: A Burst of Fast Transient voltage (positive and negative) is applied to V<sub>DD</sub> and V<sub>SS</sub> through a 100 pF capacitor, until a functional disturbance occurs. This test is compliant with the IEC 61000-4-4 standard.

A device reset allows normal operations to be resumed.

The test results are given in *Table 45*. They are based on the EMS levels and classes defined in application note AN1709.

Symbol	Parameter	Conditions	Level/ Class
V <sub>FESD</sub>	Voltage limits to be applied on any I/O pin to induce a functional disturbance	$V_{DD}$ = 3.3 V, $T_{A}$ = +25 °C, $f_{HCLK}$ = 64 MHz, LQFP100, conforming to IEC 61000-4-2	2B
V <sub>EFTB</sub>	Fast transient voltage burst limits to be applied through 100 pF on V <sub>DD</sub> and V <sub>SS</sub> pins to induce a functional disturbance	V <sub>DD</sub> = 3.3 V, T <sub>A</sub> = +25 °C, f <sub>HCLK</sub> = 64 MHz, LQFP100, conforming to IEC 61000-4-4	5A

Table 45. EMS characteristics

## Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and prequalification tests in relation with the EMC level requested for his application.

#### Software recommendations

The software flowchart must include the management of runaway conditions such as:

- corrupted program counter
- unexpected reset
- critical data corruption (for example control registers)

#### **Prequalification trials**

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the NRST pin or the Oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).

## **Electromagnetic Interference (EMI)**

The electromagnetic field emitted by the device are monitored while a simple application is executed (toggling 2 LEDs through the I/O ports). This emission test is compliant with IEC 61967-2 standard which specifies the test board and the pin loading.

Symbol	Parameter	Conditions	Monitored frequency band	Value	Unit
			0.1 MHz to 30 MHz	9	
	Peak <sup>(1)</sup>	$f_{HCLK}$ = 64 MHz $V_{DD}$ = 3.6 V, $T_A$ = 25 °C, LQFP100 package compliant with IEC 61967-2	30 MHz to 130 MHz	16	dDu\/
S <sub>EMI</sub>	V <sub>D</sub>		130 MHz to 1 GHz	4	dΒμV
			1 GHz to 2 GHz	8	
	Level <sup>(2)</sup>		0.1 MHz to 2 GHz	2.5	-

**Table 46. EMI characteristics** 

## 5.3.12 Electrical sensitivity characteristics

Based on three different tests (ESD, LU) using specific measurement methods, the device is stressed in order to determine its performance in terms of electrical sensitivity.

#### Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts × (n+1) supply pins). This test conforms to the ANSI/JEDEC standard.

Table 47. ESD absolute maximum ratings

Symbol	Ratings	Conditions	Class	Maximum value <sup>(1)</sup>	Unit
V <sub>ESD(HBM)</sub>	Electrostatic discharge voltage (human body model)	$T_A$ = +25 °C, conforming to ANSI/ESDA/JEDEC JS-001	2	2000	V
V <sub>ESD(CDM)</sub>	Electrostatic discharge voltage (charge device model)	T <sub>A</sub> = +25 °C, conforming to ANSI/ESDA/JEDEC JS-002	C2a	250	V

<sup>1.</sup> Based on characterization results, not tested in production.



<sup>1.</sup> Refer to AN1709 "EMI radiated test" section.

<sup>2.</sup> Refer to AN1709 "EMI level classification" section

## Static latch-up

Two complementary static tests are required on six parts to assess the latch-up performance:

- A supply overvoltage is applied to each power supply pin.
- A current is injected to each input, output and configurable I/O pin.

These tests are compliant with EIA/JESD 78A IC latch-up standard.

Table 48. Electrical sensitivity

Symbol	Parameter	Conditions	Class
LU	Static latch-up class	T <sub>A</sub> = +85 °C conforming to JESD78	II Level A

## 5.3.13 I/O current injection characteristics

As a general rule, current injection to the I/O pins, due to external voltage below  $V_{SS}$  or above  $V_{DDIO1}$  (for standard, 3.3 V-capable I/O pins) should be avoided during normal product operation. However, in order to give an indication of the robustness of the microcontroller in cases when abnormal injection accidentally happens, susceptibility tests are performed on a sample basis during device characterization.

## Functional susceptibility to I/O current injection

While a simple application is executed on the device, the device is stressed by injecting current into the I/O pins programmed in floating input mode. While current is injected into the I/O pin, one at a time, the device is checked for functional failures.

The failure is indicated by an out-of-range parameter: ADC error above a certain limit (higher than 5 LSB TUE), induced leakage current on adjacent pins out of conventional limits (-5  $\mu$ A/+0  $\mu$ A range) or other functional failure (for example reset occurrence or oscillator frequency deviation).

Negative induced leakage current is caused by negative injection and positive induced leakage current is caused by positive injection.

Table 49. I/O current injection susceptibility<sup>(1)</sup>

	Description		Functional s		
Symbol			Negative injection	Positive injection	Unit
I <sub>INJ</sub>	Injected current on pin	All except PA4, PA5, PA6, PB0, PB3, and PC0	-5	N/A	mA
		PA4, PA5	-5	0	mA
		PA6, PB0, PB3, and PC0	0	N/A	mA

<sup>1.</sup> Based on characterization results, not tested in production.

# 5.3.14 I/O port characteristics

## General input/output characteristics

Unless otherwise specified, the parameters given in *Table 50* are derived from tests performed under the conditions summarized in *Table 23: General operating conditions*. All I/Os are designed as CMOS- and TTL-compliant.

Note:

For information on GPIO configuration, refer to the application note AN4899 "STM32 GPIO configuration for hardware settings and low-power consumption" available from the ST website www.st.com.

Table 50. I/O static characteristics

Symbol	Parameter		Conditions	Min	Тур	Max	Unit	
V <sub>IL</sub> <sup>(1)</sup>	I/O input low level voltage	All except	// (min) < // < 3.6 \/	-	-	0.3 x V <sub>DDIO1</sub>	V	
		FT_c	V <sub>DD</sub> (min) < V <sub>DDIO1</sub> < 3.6 V			0.39 x V <sub>DDIO1</sub> - 0.06 <sup>(3)</sup>		
		FT_c	V <sub>DDIO1</sub> < 3.6 V	-	-	0.3 x V <sub>DDIO1</sub>		
		1 1_0	V <sub>DD</sub> (min) < V <sub>DDIO1</sub> < 2.7 V	-	-	0.25 x V <sub>DDIO1</sub>		
	I/O input high level voltage	All		0.7 x V <sub>DDIO1</sub> <sup>(2)</sup>	-	-	V	
V <sub>IH</sub> <sup>(1)</sup>		except FT_c		0.49 x V <sub>DDIO1</sub> + 0.26 <sup>(3)</sup>	-	-		
		FT_c	V <sub>DD</sub> (min) < V <sub>DDIO1</sub> < 3.6 V	0.7 x V <sub>DDIO1</sub>	-	5		
V <sub>hys</sub> <sup>(3)</sup>	I/O input hysteresis	TT_xx, FT_xx, RST	V <sub>DD</sub> (min) < V <sub>DDIO1</sub> < 3.6 V	-	200	-	mV	
	Input leakage current <sup>(3)</sup>	FT c	$0 < V_{IN} \le V_{DDIO1}$	-	-	2000		
		F1_C	$V_{DDIO1} < V_{IN} \le 5 V$	-	-	3000 <sup>(4)</sup>		
		ET d	FT d	$0 < V_{IN} \le V_{DDIO1}$	-	-	4500	]
		1 1_u	$V_{DDIO1} < V_{IN} \le 5.5 \text{ V}$	-	-	9000 <sup>(4)</sup>	-	
		FT_u	$0 < V_{IN} \le V_{DDIO1}$	-	-	±150		
			$V_{DDIO1} \le V_{IN} \le V_{DDIO1} + 1 V$	-	-	2500		
I <sub>lkg</sub>		current <sup>(3)</sup>		V <sub>DDIO1</sub> +1 V < V <sub>IN</sub> ≤ 5.5 V	-	-	250	nA
		Other FT_xx	$0 < V_{IN} \le V_{DDIO1}$	-	-	±70	-	
			$V_{DDIO1} \le V_{IN} \le V_{DDIO1} + 1 V$	-	-	600 <sup>(4)</sup>		
			V <sub>DDIO1</sub> +1 V < V <sub>IN</sub> ≤ 5.5 V	-	-	150 <sup>(4)</sup>		
			$0 < V_{IN} \le V_{DDIO1}$	-	-	±150		
		TT	TT_a	$V_{\rm DDIO1} < V_{\rm IN} \le V_{\rm DDIO1} + 0.3  V$	-	-	2000 <sup>(4)</sup>	
R <sub>PU</sub>	Weak pull-up equivalent resistor (5)	V <sub>IN</sub> = V <sub>5</sub>	ss	25	40	55	kΩ	



Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
R <sub>PD</sub>	Weak pull-down equivalent resistor <sup>(5)</sup>	$V_{IN} = V_{DDIO1}$	25	40	55	kΩ	
C <sub>IO</sub>	I/O pin capacitance	-	-	5	-	pF	

Table 50. I/O static characteristics (continued)

- 1. Refer to Figure 16: I/O input characteristics.
- 2. Tested in production.
- 3. Specified by design. Not tested in production.
- 4. This value represents the pad leakage of the I/O itself. The total product pad leakage is provided by this formula:  $I_{Total\ lleak\ max} = 10\ \mu A + [number\ of\ I/Os\ where\ V_{IN}\ is\ applied\ on\ the\ pad] \times I_{lkg}(Max).$
- 5. Pull-up and pull-down resistors are designed with a true resistance in series with a switchable PMOS/NMOS. This PMOS/NMOS contribution to the series resistance is minimal (~10% order).

All I/Os are CMOS- and TTL-compliant (no software configuration required). Their characteristics cover more than the strict CMOS-technology or TTL parameters, as shown in *Figure 16*.




Figure 16. I/O input characteristics

## Characteristics of FT\_e I/Os

The following table and figure specify input characteristics of FT\_e I/Os.

Table 51. Input characteristics of FT\_e I/Os

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
I <sub>INJ</sub>	Injected current on pin	-	-	-	5	mA
$V_{\rm DDIO1}$ - $V_{\rm IN}$	Voltage over V <sub>DDIO1</sub>	I <sub>INJ</sub> = 5 mA	-	-	2	V
R <sub>d</sub>	Diode dynamic serial resistor	I <sub>INJ</sub> = 5 mA	-	-	300	Ω

5 -40°C 25°C 125°C 3 I<sub>INJ</sub> (mA) 2 0.2 0.4 0.6 0.8 1.2 1.4 1.6 1.8 2  $V_{\text{IN}} - V_{\text{DDIO1}} \; (V)$ MSv63112V1

Figure 17. Current injection into FT\_e input with diode active

## **Output driving current**

The GPIOs (general purpose input/outputs) can sink or source up to  $\pm 6$  mA, and up to  $\pm 15$  mA with relaxed V<sub>OL</sub>/V<sub>OH</sub>.

In the user application, the number of I/O pins which can drive current must be limited to respect the absolute maximum rating specified in *Section 5.2*:

- The sum of the currents sourced by all the I/Os on V<sub>DDIO1</sub>, plus the maximum consumption of the MCU sourced on V<sub>DD</sub>, cannot exceed the absolute maximum rating I<sub>VDD</sub> (see *Table 20: Voltage characteristics*).
- The sum of the currents sunk by all the I/Os on V<sub>SS</sub>, plus the maximum consumption of the MCU sunk on V<sub>SS</sub>, cannot exceed the absolute maximum rating I<sub>VSS</sub> (see *Table 20: Voltage characteristics*).

## **Output voltage levels**

Unless otherwise specified, the parameters given in the table below are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 23: General operating conditions*. All I/Os are CMOS- and TTL-compliant (FT OR TT unless otherwise specified).

Table 52. Output voltage characteristics<sup>(1)(2)</sup>

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>OL</sub>	Output low level voltage for an I/O pin	CMOS port <sup>(3)</sup>	-	0.4	
V <sub>OH</sub>	Output high level voltage for an I/O pin	$ I_{IO}  = 2 \text{ mA for FT\_c I/Os}$ = 6 mA for other I/Os $V_{DDIO1} \ge 2.7 \text{ V}$	V <sub>DDIO1</sub> - 0.4	-	
V <sub>OL</sub> <sup>(4)</sup>	Output low level voltage for an I/O pin	TTL port <sup>(3)</sup>	-	0.4	
V <sub>OH</sub> <sup>(4)</sup>	Output high level voltage for an I/O pin	$ I_{IO}  = 2 \text{ mA for FT\_c I/Os}$ = 6 mA for other I/Os $V_{DDIO1} \ge 2.7 \text{ V}$	2.4	-	
V <sub>OL</sub> <sup>(4)</sup>	Output low level voltage for an I/O pin	All I/Os except FT_c	-	1.3	$]_{\vee}$ $[$
V <sub>OH</sub> <sup>(4)</sup>	Output high level voltage for an I/O pin	I <sub>IO</sub>   = 15 mA V <sub>DDIO1</sub> ≥ 2.7 V	V <sub>DDIO1</sub> - 1.3	-	
V <sub>OL</sub> <sup>(4)</sup>	Output low level voltage for an I/O pin	I <sub>IO</sub>   = 1 mA for FT_c I/Os	-	0.4	
V <sub>OH</sub> <sup>(4)</sup>	Output high level voltage for an I/O pin	= 3 mA for other I/Os V <sub>DDIO1</sub> ≥ V <sub>DD</sub> (min)	V <sub>DDIO1</sub> - 0.45	-	
V <sub>OLFM+</sub>	Output low level voltage for an FT I/O	I <sub>IO</sub>   = 20 mA V <sub>DDIO1</sub> ≥ 2.7 V	-	0.4	
	pin in FM+ mode (FT I/O with _f option)	$ I_{IO}  = 9 \text{ mA}$ $V_{DDIO1} \ge V_{DD}(\text{min})$	-	0.4	

The I<sub>IO</sub> current sourced or sunk by the device must always respect the absolute maximum rating specified in *Table 20: Voltage characteristics*, and the sum of the currents sourced or sunk by all the I/Os (I/O ports and control pins) must always respect the absolute maximum ratings ΣI<sub>IO</sub>.

#### **Output buffer timing characteristics**

The definition and values of input/output AC characteristics are given in *Figure 18* and *Table 53*, respectively.

Unless otherwise specified, the parameters given are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 23: General operating conditions*.

<sup>2.</sup> As PC13, PC14 and PC15 are supplied through the power switch, the sum of currents sourced by those I/Os must not exceed 3 mA.

<sup>3.</sup> TTL and CMOS outputs are compatible with JEDEC standards JESD36 and JESD52.

<sup>4.</sup> Specified by design. Not tested in production.

Table 53. Non-FT\_c I/O output timing characteristics  $^{(1)(2)}$ 

Speed	Symbol	Parameter	Conditions	Min	Max	Unit
			C=50 pF, $2.7 \text{ V} \le \text{V}_{\text{DDIO1}} \le 3.6 \text{ V}$	-	2	
	f	Maximum frequency	C=50 pF, $2.0 \text{ V} \le \text{V}_{\text{DDIO1}} \le 2.7 \text{ V}$	-	0.35	MHz
	f <sub>max</sub>	Maximum frequency	C=10 pF, $2.7 \text{ V} \le \text{V}_{\text{DDIO1}} \le 3.6 \text{ V}$	-	3	] IVII IZ
00			C=10 pF, $2.0 \text{ V} \le \text{V}_{\text{DDIO1}} \le 2.7 \text{ V}$	-	0.45	
00			C=50 pF, 2.7 V ≤ V <sub>DDIO1</sub> ≤ 3.6 V	-	100	
	t <sub>r</sub> /t <sub>f</sub>	Output rise and fall time	C=50 pF, $2.0 \text{ V} \le \text{V}_{DDIO1} \le 2.7 \text{ V}$	-	225	ns
	۲۲٬ ۱f	Output rise and fail time	C=10 pF, $2.7 \text{ V} \le \text{V}_{\text{DDIO1}} \le 3.6 \text{ V}$	-	75	113
			C=10 pF, $2.0 \text{ V} \le \text{V}_{\text{DDIO1}} \le 2.7 \text{ V}$	-	150	
			C=50 pF, 2.7 V ≤ V <sub>DDIO1</sub> ≤ 3.6 V	-	10	
	f	Maximum frequency	C=50 pF, $1.6 \text{ V} \le \text{V}_{\text{DDIO1}} \le 2.7 \text{ V}$	-	2	MHz
	f <sub>max</sub>	Maximum requertey	C=10 pF, $2.7 \text{ V} \le \text{V}_{\text{DDIO1}} \le 3.6 \text{ V}$	-	15	]
01			C=10 pF, 1.6 V ≤ V <sub>DDIO1</sub> ≤ 2.7 V	-	2.5	
01			C=50 pF, 2.7 V ≤ V <sub>DDIO1</sub> ≤ 3.6 V	-	30	
	t <sub>r</sub> /t <sub>f</sub>	Output rise and fall time	C=50 pF, $1.6 \text{ V} \le \text{V}_{\text{DDIO1}} \le 2.7 \text{ V}$	-	60	ns
		Output fise and fail time	C=10 pF, $2.7 \text{ V} \le \text{V}_{\text{DDIO1}} \le 3.6 \text{ V}$	-	15	
		C=10 pF, 1.6 V $\leq$ V <sub>DDIO1</sub> $\leq$ 2.7 V	-	30		
		Maximum frequency	C=50 pF, $2.7 \text{ V} \le \text{V}_{\text{DDIO1}} \le 3.6 \text{ V}$	-	30	
	f		C=50 pF, $1.6 \text{ V} \le \text{V}_{\text{DDIO1}} \le 2.7 \text{ V}$	-	15	MHz
	f <sub>max</sub>		C=10 pF, 2.7 V ≤ V <sub>DDIO1</sub> ≤ 3.6 V	-	60	IVII IZ
10			C=10 pF, $1.6 \text{ V} \le \text{V}_{\text{DDIO1}} \le 2.7 \text{ V}$	-	30	
10			C=50 pF, $2.7 \text{ V} \le \text{V}_{\text{DDIO1}} \le 3.6 \text{ V}$	-	11	
	t <sub>r</sub> /t <sub>f</sub>	Output rise and fall time	C=50 pF, $1.6 \text{ V} \le \text{V}_{\text{DDIO1}} \le 2.7 \text{ V}$	-	22	ne
	۱۲/ ۱f	Output rise and fair time	C=10 pF, $2.7 \text{ V} \le \text{V}_{\text{DDIO1}} \le 3.6 \text{ V}$	-	4	ns
			C=10 pF, $1.6 \text{ V} \le \text{V}_{\text{DDIO1}} \le 2.7 \text{ V}$	-	8	
			C=30 pF, $2.7 \text{ V} \le \text{V}_{DDIO1} \le 3.6 \text{ V}$	-	60	
	f	Maximum frequency	C=30 pF, $1.6 \text{ V} \le \text{V}_{\text{DDIO1}} \le 2.7 \text{ V}$	-	30	MHz
	f <sub>max</sub>	Maximum frequency	C=10 pF, $2.7 \text{ V} \le \text{V}_{\text{DDIO1}} \le 3.6 \text{ V}$	-	80 <sup>(3)</sup>	IVII IZ
11			C=10 pF, 1.6 V $\leq$ V <sub>DDIO1</sub> $\leq$ 2.7 V	-	40	
''			C=30 pF, $2.7 \text{ V} \le \text{V}_{\text{DDIO1}} \le 3.6 \text{ V}$	-	5.5	
t <sub>r</sub> /t <sub>f</sub>	Output rise and fall time	C=30 pF, $1.6 \text{ V} \le \text{V}_{\text{DDIO1}} \le 2.7 \text{ V}$	-	11	ne	
	Output rise and fall time	C=10 pF, 2.7 V ≤ V <sub>DDIO1</sub> ≤ 3.6 V	-	2.5	ns	
			C=10 pF, 1.6 V ≤ V <sub>DDIO1</sub> ≤ 2.7 V	-	5	
Fm+	f <sub>max</sub>	Maximum frequency	C=50 nF 16 V< V < 36 V	_	1	MHz
	t <sub>f</sub>	Output fall time <sup>(4)</sup>	C=50 pF, 1.6 V $\leq$ V <sub>DDIO1</sub> $\leq$ 3.6 V	-	5	ns

<sup>1.</sup> The I/O speed is configured with the OSPEEDRy[1:0] bitfield. The FM+ mode is configured through the SYSCFG\_CFGR1 register. Refer to the reference manual RM0454 for the description of the GPIO port configuration.

<sup>2.</sup> Specified by design. Not tested in production.

<sup>3.</sup> This value represents the I/O capability but the maximum system frequency is limited to 64 MHz.

<sup>4.</sup> The fall time is defined between 70% and 30% of the output waveform, according to I<sup>2</sup>C specification.

Speed	Symbol	Parameter	Conditions	Min	Max	Unit
f		Maximum frequency	C=50 pF, 2.7 V ≤ V <sub>DDIO1</sub> ≤ 3.6 V	ı	2	MHz
0 f <sub>max</sub>	. ,	C=50 pF, 2.0 V ≤ V <sub>DDIO1</sub> ≤ 2.7 V	-	1	IVIIIZ	
0	t <sub>r</sub> /t <sub>f</sub>	Output rise and fall time	C=50 pF, 2.7 V ≤ V <sub>DDIO1</sub> ≤ 3.6 V	-	170	ns
	ارار ال	Output rise and fail time	C=50 pF, 2.0 V ≤ V <sub>DDIO1</sub> ≤ 2.7 V	-	330	113
	f	Maximum frequency	C=50 pF, 2.7 V ≤ V <sub>DDIO1</sub> ≤ 3.6 V	-	10	MHz
1	f <sub>max</sub>	Maximum frequency	C=50 pF, 1.6 V ≤ V <sub>DDIO1</sub> ≤ 2.7 V	-	5	IVIIIZ
'	4 /4	Output rise and fall time	C=50 pF, 2.7 V ≤ V <sub>DDIO1</sub> ≤ 3.6 V	-	35	ns
ι <sub>τ</sub> / ι <sub>f</sub>	ւ <sub>լ</sub> , լվ	t <sub>r</sub> /t <sub>f</sub> Output rise and fall time	C=50 pF, 1.6 V ≤ V <sub>DDIO1</sub> ≤ 2.7 V	-	65	115

Table 54. FT\_c I/O output timing characteristics<sup>(1)(2)</sup>

<sup>2.</sup> Specified by design. Not tested in production.




Figure 18. I/O AC characteristics definition

### 5.3.15 NRST input characteristics

The NRST input driver uses CMOS technology. It is connected to a permanent pull-up resistor,  $R_{\rm PLL}$ .

Unless otherwise specified, the parameters given in the following table are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 23: General operating conditions*.

Unit **Symbol Parameter Conditions** Min Тур Max NRST input low level  $V_{IL(NRST)}$  $0.3 \times V_{DDIO1}$ voltage ٧ NRST input high level 0.7 x V<sub>DDIO1</sub>  $V_{IH(NRST)}$ voltage NRST Schmitt trigger 200 mV V<sub>hys(NRST)</sub> voltage hysteresis

Table 55. NRST pin characteristics<sup>(1)</sup>

The I/O speed is configured using the OSPEEDRy[0] bit. Refer to the reference manual RM0454 for description of the GPIO port configuration.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
R <sub>PU</sub>	Weak pull-up equivalent resistor <sup>(2)</sup>	V <sub>IN</sub> = V <sub>SS</sub>	25	40	55	kΩ
V <sub>F(NRST)</sub>	NRST input filtered pulse	-	-	-	70	ns
V <sub>NF(NRST)</sub>	NRST input not filtered pulse	$2.0 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}$	350	-	-	ns

Table 55. NRST pin characteristics<sup>(1)</sup> (continued)

- 1. Specified by design. Not tested in production.
- The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance is minimal (~10% order).

External reset circuit<sup>(1)</sup>

NRST<sup>(2)</sup>

NRST<sup>(2)</sup>

Filter Internal reset

MS19878V4

Figure 19. Recommended NRST pin protection

- 1. The reset network protects the device against parasitic resets.
- 2. The user must ensure that, upon power-on, the level on the NRST pin can exceed the minimum  $V_{IH(NRST)}$  level. Otherwise, the device does not exit the power-on reset.
- 3. The external capacitor on NRST must be placed as close as possible to the device.

## 5.3.16 Analog switch booster

Table 56. Analog switch booster characteristics<sup>(1)</sup>

		I		I	
Symbol	Parameter	Min	Тур	Max	Unit
V <sub>DD</sub>	Supply voltage	V <sub>DD</sub> (min)	-	3.6	V
t <sub>SU(BOOST)</sub>	Booster startup time	-	-	240	μs
I <sub>DD(BOOST)</sub>	Booster consumption for $V_{DD} \le 2.7 \text{ V}$	-	-	500	μA
	Booster consumption for $2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}$	-	-	900	μΛ

1. Specified by design. Not tested in production.

## 5.3.17 Analog-to-digital converter characteristics

Unless otherwise specified, the parameters given in *Table 57* are preliminary values derived from tests performed under ambient temperature,  $f_{PCLK}$  frequency and  $V_{DDA}$  supply voltage conditions summarized in *Table 23: General operating conditions*.

Note: It is recommended to perform a calibration after each power-up.

Table 57. ADC characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions <sup>(2)</sup>	Min	Тур	Max	Unit
$V_{DDA}$	Analog supply voltage	-	2.0	-	3.6	V
V <sub>REF+</sub>	Positive reference voltage		2	-	V <sub>DDA</sub>	V
f <sub>ADC</sub>	ADC clock frequency	Range 1	0.14	-	35	MHz
'ADC	Abo Gook frequency	Range 2	0.14	-	16	IVII IZ
D <sub>ADC</sub> <sup>(3)</sup>	ADC analog clock duty cycle	-	45	-	55	%
		12 bits	-	-	2.50	
f	Sampling rate	10 bits	-	-	2.92	Mena
f <sub>s</sub>	Sampling rate	8 bits	-	-	3.50	MSps
		6 bits	-	-	4.38	
£	External trigger	f <sub>ADC</sub> = 35 MHz; 12 bits	-	-	2.33	MHz
f <sub>TRIG</sub>	frequency	12 bits	-	-	f <sub>ADC</sub> /15	IVII IZ
V <sub>AIN</sub> <sup>(4)</sup>	Conversion voltage range	-	V <sub>SSA</sub>	-	V <sub>REF+</sub>	V
R <sub>AIN</sub>	External input impedance	-	-	-	50	kΩ
C <sub>ADC</sub>	Internal sample and hold capacitor	-	-	5	-	pF
t <sub>STAB</sub>	ADC power-up time	-		2		Conversion cycle
4	Calibration time	f <sub>ADC</sub> = 35 MHz		2.35		μs
t <sub>CAL</sub>	Calibration time	-		82		1/f <sub>ADC</sub>
		CKMODE[1:0] = 00	1.5 f <sub>ADC_CK</sub> + 2 f <sub>PCLK</sub> cycles	-	1.5 f <sub>ADC_CK</sub> + 3 f <sub>PCLK</sub> cycles	-
W <sub>LATENCY</sub>	ADC_DR register write latency	CKMODE[1:0] = 01	-	4.5	-	
	laterity	CKMODE[1:0] = 10	-	8.5	-	1/f <sub>PCLK</sub>
		CKMODE[1:0] = 11	-	2.5	-	

Table 57. ADC characteristics<sup>(1)</sup> (continued)

Symbol	Parameter	Conditions <sup>(2)</sup>	Min	Тур	Max	Unit
		CKMODE[1:0] = 00	2	-	3	1/f <sub>ADC</sub>
4	Trigger conversion	CKMODE[1:0] = 01	6.5			
t <sub>LATR</sub>	latency	CKMODE[1:0] = 10		12.5		1/f <sub>PCLK</sub>
		CKMODE[1:0] = 11		3.5		
			0.043	_	4.59	μs
t <sub>s</sub>	Sampling time	f <sub>ADC</sub> = 35 MHz	1.5	-	160.5	1/f <sub>ADC</sub>
t <sub>ADCVREG_STUP</sub>	ADC voltage regulator start-up time	-	-	-	20	μs
	Total conversion time (including sampling time)	f <sub>ADC</sub> = 35 MHz Resolution = 12 bits	0.40	-	4.95	μs
t <sub>CONV</sub>		Resolution = 12 bits	t <sub>s</sub> + 12.5 cycles for successive approximation = 14 to 173			1/f <sub>ADC</sub>
t <sub>IDLE</sub>	Laps of time allowed between two conversions without rearm	-	-	-	100	μѕ
		f <sub>s</sub> = 2.5 MSps	-	410	-	
I <sub>DDA(ADC)</sub>	ADC consumption from V <sub>DDA</sub>	f <sub>s</sub> = 1 MSps	-	164	-	μΑ
	- DUA	f <sub>s</sub> = 10 kSps	-	17	-	
		f <sub>s</sub> = 2.5 MSps	-	65	-	
I <sub>DDV(ADC)</sub>	ADC consumption from V <sub>REF+</sub>	f <sub>s</sub> = 1 MSps	-	26	-	μΑ
	NOIN VREF+	f <sub>s</sub> = 10 kSps	-	0.26	-	

<sup>1.</sup> Specified by design. Not tested in production.

<sup>2.</sup> I/O analog switch voltage booster must be enabled (BOOSTEN = 1 in the SYSCFG\_CFGR1) when  $V_{DDA} < 2.4 \text{ V}$  and disabled when  $V_{DDA} \ge 2.4 \text{ V}$ .

This requirement is granted when the incoming clock (PCLK or ADC asynchronous clock) is divided by two or more in the ADC. For other cases, refer to the reference manual section ADC clock for information on how to fulfill this requirement.

V<sub>REF+</sub> is internally connected to V<sub>DDA</sub> on some packages. Refer to Section 4: Pinouts, pin description and alternate functions for further details.

Table 58. Maximum ADC R<sub>AIN</sub>

1.5 43 50 3.5 100 680 7.5 214 2200 12.5 357 4700 19.5 557 8200 39.5 1129 15000 79.5 2271 33000 160.5 4586 50000 12.5 357 100 820 7.5 214 3300 10 bits 10 bits 11 5 43 68 3.5 100 820 7.5 214 3300 12.5 357 5600 19.5 557 10000 39.5 1129 22000 79.5 2271 39000 160.5 4586 50000 160.5 4586 50000 160.5 4586 50000 160.5 4586 50000 160.5 4586 50000 160.5 4586 50000 1.5 43 82 3.5 100 1500 7.5 214 3900 160.5 4586 50000 1.5 43 82 3.5 100 1500 7.5 214 3900 160.5 4586 50000 15.5 4586 50000 160.5 4586 50000 15.5 4586 50000 160.5 4586 50000 160.5 4586 50000 160.5 4586 50000 160.5 4586 50000 160.5 4586 50000 15.5 4586 50000 160.5 4586 50000 15.5 4586 50000 15.5 4586 50000 15.5 4586 50000 15.5 4586 50000 15.5 4586 50000 15.5 4586 50000 15.5 557 15000 15.5 557 15000 15.5 557 15000 15.5 557 15000 15.5 557 15000 15.5 557 15000 15.5 557 15000	Resolution	Sampling cycle at 35 MHz	Sampling time at 35 MHz [ns]	Max. R <sub>AIN</sub> <sup>(1)(2)</sup> (Ω)
12 bits		1.5	43	50
12 bits		3.5	100	680
12 bits  19.5		7.5	214	2200
19.5   557   8200   39.5   1129   15000   79.5   2271   33000   160.5   4586   50000   1.5   43   68   3.5   100   820   7.5   214   3300   12.5   357   5600   19.5   2271   39000   160.5   4586   50000   160.5   4586   50000   160.5   4586   50000   160.5   4586   50000   160.5   4586   50000   12.5   357   6800   12.5   357   6800   12.5   357   6800   12.5   357   6800   19.5   557   12000   39.5   1129   27000   79.5   2271   50000   160.5   4586   50000   160.5   4586   50000   160.5   4586   50000   160.5   4586   50000   160.5   4586   50000   160.5   4586   50000   160.5   4586   50000   160.5   4586   50000   160.5   4586   50000   160.5   4586   50000   160.5   4586   50000   160.5   4586   50000   160.5   4586   50000   160.5   4586   50000   160.5   4586   50000   160.5   4586   50000   160.5   4586   50000   160.5   4586   50000   160.5   4586   50000   160.5   4586   50000   160.5   4586   50000   160.5   4586   50000   160.5   4586   50000   160.5   4586   50000   160.5   4586   50000   160.5   4586   50000   160.5   4586   50000   160.5   4586   50000   160.5   4586   50000   160.5   4586   50000   160.5   4586   50000   160.5   4586   50000   160.5   4586   50000   160.5   4586   50000   160.5   4586   50000   160.5   4586   50000   160.5   4586   50000   160.5   4586   50000   160.5   4586   50000   160.5   4586   50000   160.5   4586   50000   160.5   4586   50000   160.5   4586   50000   160.5   4586   50000   160.5   4586   50000   160.5   4586   50000   160.5   4586   50000   160.5   4586   50000   160.5   4586   50000   160.5   4586   50000   160.5   4586   50000   160.5   4586   50000   160.5   4586   50000   160.5   4586   50000   160.5   4586   50000   160.5   4586   50000   160.5   4586   50000   160.5   4586   50000   160.5   4586   50000   160.5   4586   50000   160.5   4586   50000   160.5   4586   50000   160.5   4586   50000   160.5   4586   50000   160.5   4586   50000   160.5   4586   50000   160.5   4586   50000   160.5   4586   50000   160.5   4586   50000   160.5   4586   50	12 hito	12.5	357	4700
79.5 2271 33000 160.5 4586 50000  1.5 43 68 3.5 100 820 7.5 214 3300 12.5 357 5600 19.5 557 10000 39.5 1129 22000 79.5 2271 39000 160.5 4586 50000 1.5 43 82 3.5 100 1500 7.5 214 3900 1500 7.5 214 3900 1500 7.5 214 3900 1500 7.5 214 3900 1500 7.5 214 3900 1500 7.5 214 3900 12.5 357 6800 12.5 357 6800 19.5 557 12000 39.5 1129 27000 79.5 2271 50000 160.5 4586 50000 160.5 4586 50000 160.5 4586 50000 160.5 4586 50000 160.5 4586 50000 160.5 4586 50000 160.5 4586 50000 160.5 4586 50000 160.5 4586 50000 160.5 4586 50000 160.5 4586 50000 160.5 4586 50000 160.5 557 15000 160.5 557 15000 12.5 357 10000 12.5 39.5 1129 33000 19.5 557 15000	12 DitS	19.5	557	8200
160.5 4586 50000  1.5 43 68  3.5 100 820  7.5 214 3300  12.5 357 5600  19.5 557 10000  39.5 1129 22000  79.5 2271 39000  160.5 4586 50000  1.5 43 82  3.5 100 1500  7.5 214 3900  160.5 4586 50000  12.5 357 6800  19.5 557 12000  79.5 2271 50000  160.5 4586 50000  12.5 357 6800  19.5 557 12000  39.5 1129 27000  79.5 2271 50000  160.5 4586 50000  1.5 43 390  3.5 100 2200  7.5 2214 5600  1.5 43 390  3.5 100 2200  7.5 214 5600  1.5 43 390  3.5 100 2200  7.5 214 5600  1.5 39.5 1129 33000  12.5 357 10000		39.5	1129	15000
1.5 43 68  3.5 100 820  7.5 214 3300  12.5 357 5600  19.5 557 10000  39.5 1129 22000  79.5 2271 39000  160.5 4586 50000  1.5 43 82  3.5 100 1500  7.5 214 3900  5.5 357 6800  1.5 43 82  3.5 100 1500  7.5 214 3900  12.5 357 6800  19.5 557 12000  39.5 1129 27000  79.5 2271 50000  160.5 4586 50000  1.5 4586 50000  6 bits 1.5 43 390  1.5 43 390  1.5 557 12000  7.5 2271 50000  160.5 4586 50000  1.5 4586 50000  1.5 4586 50000  1.5 4586 50000  1.5 557 12000  39.5 1129 27000  79.5 2271 50000  100.5 4586 50000  1.5 4586 50000  1.5 557 15000  1.5 557 15000  39.5 1129 33000  79.5 557 15000		79.5	2271	33000
3.5 100 820  7.5 214 3300  12.5 357 5600  19.5 557 10000  39.5 1129 22000  79.5 2271 39000  160.5 4586 50000  1.5 43 82  3.5 100 1500  7.5 214 3900  12.5 357 6800  19.5 557 12000  39.5 1129 27000  7.5 221 50000  160.5 4586 50000  6 10.5 4586 50000  1 1.5 43 3900  1 1.5 43 3900  1 1.5 43 3900  1 1.5 557 12000  1 1.5 4586 50000  1 1.5 4586 50000  1 1.5 4586 50000  1 1.5 4586 50000  1 1.5 4586 50000  1 1.5 4586 50000  1 1.5 4586 50000  1 1.5 4586 50000  1 1.5 4586 50000  1 1.5 4586 50000  1 1.5 557 10000  1 1.5 557 15000  1 1.5 557 15000  1 1.5 557 15000  1 1.5 557 15000  1 1.5 557 15000  1 1.5 557 15000		160.5	4586	50000
10 bits    7.5		1.5	43	68
10 bits  12.5		3.5	100	820
10 bits  19.5		7.5	214	3300
8 bits  19.5 557 10000 39.5 1129 22000 79.5 2271 39000 160.5 4586 50000  1.5 43 82 3.5 100 1500 7.5 214 3900 12.5 39.5 1129 27000 79.5 2271 50000 160.5 4586 50000  1.5 4586 50000  1.5 4586 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 50000 500000 50000 500000 500000 500000 5000000	40 64-	12.5	357	5600
8 bits  79.5  160.5  4586  50000  1.5  43  82  3.5  100  1500  7.5  214  3900  12.5  357  6800  19.5  557  12000  39.5  1129  27000  79.5  2271  50000  1.5  43  390  6 bits  7.5  214  3900  12.5  357  6800  2700  2700  79.5  2271  50000  160.5  4586  50000  7.5  43  390  3.5  100  2200  7.5  214  5600  12.5  39.5  1129  33000  79.5  2271  50000	10 Dits	19.5	557	10000
8 bits  160.5 4586 50000  1.5 43 82 3.5 100 1500 7.5 214 3900 12.5 357 6800 19.5 557 12000 39.5 1129 27000 79.5 2271 50000 160.5 4586 50000 1.5 43 390 3.5 100 2200 7.5 214 5600 12.5 357 10000 15000 15000 15000 15000 15000 15000 15000 15000 15000 15000 15000 15000 15000 15000 15000 15000 15000 15000 15000 15000 15000 15000 15000 15000 15000 15000 15000		39.5	1129	22000
8 bits  1.5  3.5  100  1500  7.5  214  3900  12.5  357  6800  19.5  557  12000  79.5  2271  50000  160.5  43  39.0  1.5  43  390  6 bits  19.5  557  100  2200  7.5  214  5600  12.5  357  10000  2200  7.5  214  5600  39.5  1129  33000  79.5  2271  50000		79.5	2271	39000
8 bits  3.5 100 1500 7.5 214 3900 12.5 357 6800 19.5 557 12000 39.5 1129 27000 79.5 2271 50000 160.5 4586 50000 1.5 43 390 3.5 100 2200 7.5 214 5600 12.5 39.5 1129 3300 19.5 557 15000 39.5 1129 33000 79.5 2271 50000		160.5	4586	50000
8 bits  7.5 214 3900 12.5 357 6800 19.5 557 12000 39.5 1129 27000 79.5 2271 50000 160.5 4586 50000 1.5 43 390 3.5 100 2200 7.5 214 5600 12.5 357 10000 15000 15000 15000 15000 15000 15000 15000 15000 15000 15000 15000 15000 15000 15000 15000 15000 15000		1.5	43	82
8 bits  12.5 357 6800 19.5 557 12000 39.5 1129 27000 79.5 2271 50000 160.5 4586 50000  1.5 43 390 3.5 100 2200 7.5 214 5600 12.5 357 10000 6 bits 19.5 557 15000 39.5 1129 33000 79.5 2271 50000		3.5	100	1500
8 bits  19.5 557 12000 39.5 1129 27000 79.5 2271 50000 160.5 4586 50000  1.5 43 390 3.5 100 2200 7.5 214 5600 12.5 357 10000 19.5 557 15000 39.5 1129 33000 79.5 2271 50000		7.5	214	3900
19.5 557 12000 39.5 1129 27000 79.5 2271 50000 160.5 4586 50000  1.5 43 390 3.5 100 2200 7.5 214 5600 12.5 357 10000 19.5 557 15000 39.5 1129 33000 79.5 2271 50000	0 1-11-	12.5	357	6800
79.5     2271     50000       160.5     4586     50000       1.5     43     390       3.5     100     2200       7.5     214     5600       12.5     357     10000       19.5     557     15000       39.5     1129     33000       79.5     2271     50000	8 DIIS	19.5	557	12000
160.5     4586     50000       1.5     43     390       3.5     100     2200       7.5     214     5600       12.5     357     10000       19.5     557     15000       39.5     1129     33000       79.5     2271     50000		39.5	1129	27000
6 bits  1.5 43 390 3.5 100 2200 7.5 214 5600 12.5 357 10000 39.5 1129 33000 79.5 2271 50000		79.5	2271	50000
3.5 100 2200  7.5 214 5600  12.5 357 10000  19.5 557 15000  39.5 1129 33000  79.5 2271 50000		160.5	4586	50000
7.5 214 5600  12.5 357 10000  19.5 557 15000  39.5 1129 33000  79.5 2271 50000		1.5	43	390
6 bits 12.5 357 10000 19.5 557 15000 39.5 1129 33000 79.5 2271 50000		3.5	100	2200
6 bits 19.5 557 15000 39.5 1129 33000 79.5 2271 50000		7.5	214	5600
19.5     557     15000       39.5     1129     33000       79.5     2271     50000	6 h:4-	12.5	357	10000
79.5 2271 50000	o dis	19.5	557	15000
		39.5	1129	33000
160.5 4586 50000		79.5	2271	50000
		160.5	4586	50000

<sup>1.</sup> Specified by design. Not tested in production.



<sup>2.</sup> I/O analog switch voltage booster must be enabled (BOOSTEN = 1 in the SYSCFG\_CFGR1) when  $V_{DDA} < 2.4 \text{ V}$  and disabled when  $V_{DDA} \ge 2.4 \text{ V}$ .

Table 59. ADC accuracy<sup>(1)(2)(3)</sup>

Symbol	Parameter	Conditions <sup>(4)</sup>	Min	Тур	Max	Unit
ET	Total unadjusted error	$V_{DDA}=V_{REF+} < 3.6 \text{ V};$ $f_{ADC} = 35 \text{ MHz}; f_s \le 2.5 \text{ MSps};$ $T_A = \text{entire range}$	-	3	6.5	LSB
EO	Offset error	$V_{DDA}=V_{REF+} < 3.6 \text{ V};$ $f_{ADC} = 35 \text{ MHz}; f_{S} \le 2.5 \text{ MSps};$ $T_{A} = \text{entire range}$	-	1.5	4.5	LSB
EG	Gain error	$V_{DDA}=V_{REF+} < 3.6 \text{ V};$ $f_{ADC} = 35 \text{ MHz}; f_{S} \le 2.5 \text{ MSps};$ $T_{A} = \text{entire range}$	-	3	5	LSB
ED	Differential linearity error	$V_{DDA}=V_{REF+} < 3.6 \text{ V};$ $f_{ADC} = 35 \text{ MHz}; f_{S} \le 2.5 \text{ MSps};$ $T_{A} = \text{entire range}$	-	1.2	1.5	LSB
EL	Integral linearity error	$V_{DDA}=V_{REF+} < 3.6 \text{ V};$ $f_{ADC} = 35 \text{ MHz}; f_s \le 2.5 \text{ MSps};$ $T_A = \text{entire range}$	-	2.5	3	LSB
ENOB	Effective number of bits	$V_{DDA}=V_{REF+} < 3.6 \text{ V};$ $f_{ADC} = 35 \text{ MHz}; f_s \le 2.5 \text{ MSps};$ $T_A = \text{entire range}$	9.6	10.2	-	bit
SINAD	Signal-to-noise and distortion ratio	$V_{DDA}=V_{REF+} < 3.6 \text{ V};$ $f_{ADC} = 35 \text{ MHz}; f_s \le 2.5 \text{ MSps};$ $T_A = \text{entire range}$	59.5	63	-	dB
SNR	Signal-to-noise ratio	$V_{DDA}=V_{REF+} < 3.6 \text{ V};$ $f_{ADC} = 35 \text{ MHz}; f_s \le 2.5 \text{ MSps};$ $T_A = \text{entire range}$	60	64	-	dB
THD	Total harmonic distortion	$V_{DDA}=V_{REF+} < 3.6 \text{ V};$ $f_{ADC} = 35 \text{ MHz}; f_s \le 2.5 \text{ MSps};$ $T_A = \text{entire range}$	-	-74	-70	dB

<sup>1.</sup> Based on characterization results, not tested in production.

<sup>2.</sup> ADC DC accuracy values are measured after internal calibration.

Injecting negative current on any analog input pin significantly reduces the accuracy of A-to-D conversion
of signal on another analog input. It is recommended to add a Schottky diode (pin to ground) to analog pins
susceptible to receive negative current.

<sup>4.</sup> I/O analog switch voltage booster enabled (BOOSTEN = 1 in the SYSCFG\_CFGR1) when  $V_{DDA}$  < 2.4 V and disabled when  $V_{DDA}$   $\geq$  2.4 V.





Figure 20. ADC accuracy characteristics

Figure 21. ADC typical connection diagram



- 1. Refer to Table 57: ADC characteristics for the values of RAIN and CADC.
- 2. C<sub>parasitic</sub> represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (refer to *Table 50: I/O static characteristics* for the value of the pad capacitance). A high C<sub>parasitic</sub> value will downgrade conversion accuracy. To remedy this, f<sub>ADC</sub> should be reduced.
- 3. Refer to Table 50: I/O static characteristics for the values of I<sub>lkq</sub>.
- 4. Refer to Figure 9: Power supply scheme.

### General PCB design guidelines

Power supply decoupling should be performed as shown in *Figure 9: Power supply scheme*. The 100 nF capacitor should be ceramic (good quality) and it should be placed as close as possible to the chip.

DS13565 Rev 3

### 5.3.18 Temperature sensor characteristics

Table 60. TS characteristics

Symbol	ol Parameter		Тур	Max	Unit
T <sub>L</sub> <sup>(1)</sup>	V <sub>TS</sub> linearity with temperature	-	±1	±2	°C
Avg_Slope <sup>(2)</sup>	Average slope	2.3	2.5	2.7	mV/°C
V <sub>30</sub>	Voltage at 30°C (±5 °C) <sup>(3)</sup>	0.742	0.76	0.785	V
t <sub>START(TS_BUF)</sub> (1)	Sensor Buffer Start-up time in continuous mode <sup>(4)</sup>	-	8	15	μs
t <sub>START</sub> (1)	Start-up time when entering in continuous mode <sup>(4)</sup>	-	70	120	μs
t <sub>S_temp</sub> <sup>(1)</sup>	ADC sampling time when reading the temperature	5	-	-	μs
I <sub>DD(TS)</sub> <sup>(1)</sup>	Temperature sensor consumption from $V_{DD}$ , when selected by ADC	-	4.7	7	μΑ

- 1. Specified by design. Not tested in production.
- 2. Based on characterization results, not tested in production.
- 3. Measured at  $V_{DDA}$  = 3.0 V ±10 mV. The  $V_{30}$  ADC conversion result is stored in the TS\_CAL1 byte.
- 4. Continuous mode means Run/Sleep modes, or temperature sensor enable in Low-power run/Low-power sleep modes.

## 5.3.19 V<sub>BAT</sub> monitoring characteristics

Table 61. V<sub>BAT</sub> monitoring characteristics

Symbol	Parameter	Min	Тур	Max	Unit
R	Resistor bridge for V <sub>BAT</sub>	-	39	-	kΩ
Q	Ratio on V <sub>BAT</sub> measurement	-	3	-	-
Er <sup>(1)</sup>	Error on Q	-10	-	10	%
t <sub>S_vbat</sub> <sup>(1)</sup>	ADC sampling time when reading the VBAT	12	-	-	μs

<sup>1.</sup> Specified by design. Not tested in production.

Table 62. V<sub>BAT</sub> charging characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	Battery	VBRS = 0	-	5	-	
R <sub>BC</sub>	charging resistor	VBRS = 1	-	1.5	-	kΩ

### 5.3.20 Timer characteristics

The parameters given in the following tables are specified by design and not tested in production. Refer to *Section 5.3.14: I/O port characteristics* for details on the input/output alternate function characteristics (output compare, input capture, external clock, PWM output).

Symbol	Parameter	Conditions	Min	Max	Unit
t	Timer resolution time	-	1	-	t <sub>TIMxCLK</sub>
<sup>t</sup> res(TIM)	Timer resolution time	f <sub>TIMxCLK</sub> = 64 MHz	15.625	-	ns
f	Timer external clock frequency	-	0	f <sub>TIMxCLK</sub> /2	MHz
f <sub>EXT</sub>	on CH1 to CH4	f <sub>TIMxCLK</sub> = 64 MHz	0	40	IVII IZ
Res <sub>TIM</sub>	Timer resolution	TIMx	-	16	bit
+	16-bit counter clock period	-	1	65536	t <sub>TIMxCLK</sub>
<sup>t</sup> COUNTER		f <sub>TIMxCLK</sub> = 64 MHz	0.015625	1024	μs
t <sub>MAX_COUNT</sub>	Maximum possible count with	-	-	65536 × 65536	t <sub>TIMxCLK</sub>
	32-bit counter	f <sub>TIMxCLK</sub> = 64 MHz	-	67.10	S

Table 63. TIMx<sup>(1)</sup> characteristics

<sup>1.</sup> TIMx is used as a general term to refer to a timer (for example, TIM1).

Table 64. IWDG min/max timeout	period at 32 kHz LSI clock <sup>(1)</sup>
--------------------------------	-------------------------------------------

Prescaler divider	PR[2:0] bits	Min timeout RL[11:0]= 0x000	Max timeout RL[11:0]= 0xFFF	Unit
/4	0	0.125	512	
/8	1	0.250	1024	
/16	2	0.500	2048	
/32	3	1.0	4096	ms
/64	4	2.0	8192	
/128	5	4.0	16384	
/256	6 or 7	8.0	32768	

The exact timings further depend on the phase of the APB interface clock versus the LSI clock, which causes an uncertainty of one RC period.

### 5.3.21 Characteristics of communication interfaces

## I<sup>2</sup>C-bus interface characteristics

The  $I^2C$ -bus interface meets timing requirements of the  $I^2C$ -bus specification and user manual rev. 03 for:

- Standard-mode (Sm): with a bit rate up to 100 kbit/s
- Fast-mode (Fm): with a bit rate up to 400 kbit/s
- Fast-mode Plus (Fm+): with a bit rate up to 1 Mbit/s.

The timings are ensured by design as long as the I2C peripheral is properly configured (refer to the reference manual RM0454) and when the I2CCLK frequency is greater than the minimum shown in the following table.

**Symbol** Condition Unit **Parameter** Typ Standard-mode 2 Analog filter enabled 9 DNF = 0Fast-mode Minimum I2CCLK Analog filter disabled 9 frequency for correct DNF = 1 MHz f<sub>I2CCLK(min)</sub> operation of I2C peripheral Analog filter enabled 18 DNF = 0Fast-mode Plus Analog filter disabled 16 DNF = 1

Table 65. Minimum I2CCLK frequency

The SDA and SCL I/O requirements are met with the following restrictions: the SDA and SCL I/O pins are not "true" open-drain. When configured as open-drain, the PMOS connected between the I/O pin and  $V_{DDIO1}$  is disabled, but is still present. Only FT\_f I/O pins support Fm+ low-level output current maximum requirement. Refer to Section 5.3.14: I/O port characteristics for the I2C I/Os characteristics.

All I2C SDA and SCL I/Os embed an analog filter. Refer to the following table for its characteristics:

Table 66. I2C analog filter characteristic	s <sup>(1)</sup>
--------------------------------------------	------------------

Symbol	Parameter	Min	Max	Unit
t <sub>AF</sub>	Limiting duration of spikes suppressed by the filter <sup>(2)</sup>	50	260	ns

- 1. Based on characterization results, not tested in production.
- 2. Spikes shorter than the limiting duration are suppressed.

### SPI/I<sup>2</sup>S characteristics

Unless otherwise specified, the parameters given in *Table 67* for SPI are derived from tests performed under the ambient temperature, f<sub>PCLKx</sub> frequency and supply voltage conditions summarized in *Table 23: General operating conditions*. The additional general conditions are:

- OSPEEDRy[1:0] set to 11 (output speed)
- capacitive load C = 30 pF
- measurement points at CMOS levels: 0.5 x V<sub>DD</sub>

Refer to Section 5.3.14: I/O port characteristics for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO for SPI).

Table 67. SPI characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		Master mode V <sub>DD</sub> (min) < V <sub>DD</sub> < 3.6 V Range 1			32	
		Master transmitter V <sub>DD</sub> (min) < V <sub>DD</sub> < 3.6 V Range 1			32	
f <sub>SCK</sub>	SPI clock frequency	Slave receiver V <sub>DD</sub> (min) < V <sub>DD</sub> < 3.6 V Range 1	-	-	32	MHz
1/t <sub>c(SCK)</sub>		Slave transmitter/full duplex 2.7 < V <sub>DD</sub> < 3.6 V Range 1			32	
		Slave transmitter/full duplex V <sub>DD</sub> (min) < V <sub>DD</sub> < 3.6 V Range 1				
		V <sub>DD</sub> (min) < V <sub>DD</sub> < 3.6 V Range 2			8	
t <sub>su(NSS)</sub>	NSS setup time	Slave mode, SPI prescaler = 2	4 x T <sub>PCLK</sub>	-	-	ns
t <sub>h(NSS)</sub>	NSS hold time	Slave mode, SPI prescaler = 2	2 x T <sub>PCLK</sub>	-	-	ns
t <sub>w(SCKH)</sub>	SCK high time	Master mode	T <sub>PCLK</sub> - 1.5	T <sub>PCLK</sub>	T <sub>PCLK</sub> + 1	ns
t <sub>w(SCKL)</sub>	SCK low time	Master mode	T <sub>PCLK</sub> - 1.5	T <sub>PCLK</sub>	T <sub>PCLK</sub> + 1	ns
t <sub>su(MI)</sub>	Master data input setup time	-	1	-	-	ns
t <sub>su(SI)</sub>	Slave data input setup time	-		-	-	ns
t <sub>h(MI)</sub>	Master data input hold time	-	5	-	-	ns
t <sub>h(SI)</sub>	Slave data input hold time	-		-	-	ns
t <sub>a(SO)</sub>	Data output access time	Slave mode	9	-	34	ns
t <sub>dis(SO)</sub>	Data output disable time	Slave mode	9	-	16	ns
		2.7 < V <sub>DD</sub> < 3.6 V Range 1	-	9		
t <sub>v(SO)</sub>	Slave data output valid time	V <sub>DD</sub> (min) < V <sub>DD</sub> < 3.6 V Range 1	-	9		ns
	V <sub>DD</sub> (min) < V <sub>DD</sub> < 3.6 V Voltage Range 2		-	11	24	
t <sub>v(MO)</sub>	Master data output valid time	-	-	3	5	ns

Table 67. SPI characteristics<sup>(1)</sup> (continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t <sub>h(SO)</sub>	Slave data output hold time	-	5	-	-	ns
t <sub>h(MO)</sub>	Master data output hold time	-	1	-	-	ns

<sup>1.</sup> Based on characterization results, not tested in production.

Figure 22. SPI timing diagram - slave mode and CPHA = 0





Figure 23. SPI timing diagram - slave mode and CPHA = 1






Figure 24. SPI timing diagram - master mode

Table 68. I<sup>2</sup>S characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Max	Unit
f <sub>MCK</sub>	I2S main clock output	f <sub>MCK</sub> = 256 x Fs; (Fs = audio sampling frequency) Fs <sub>min</sub> = 8 kHz; Fs <sub>max</sub> = 192 kHz;	2.048	49.152	MHz
f	I2S clock frequency	Master data	-	64xFs	MHz
f <sub>CK</sub>		Slave data	-	64xFs	IVITZ
D <sub>CK</sub>	I2S clock frequency duty cycle	Slave receiver	30	70	%

Symbol	Parameter Conditions		Min	Max	Unit
t <sub>v(WS)</sub>	WS valid time	Master mode	-	8	
t <sub>h(WS)</sub>	WS hold time	Master mode	2	-	
t <sub>su(WS)</sub>	WS setup time	Slave mode	4	-	
t <sub>h(WS)</sub>	WS hold time	Slave mode	2	-	
t <sub>su(SD_MR)</sub>	Data input setup time	Master receiver	4	-	
t <sub>su(SD_SR)</sub>	Data input setup time	Slave receiver	5	-	
t <sub>h(SD_MR)</sub>	Data input hold time	Master receiver	4.5	-	
t <sub>h(SD_SR)</sub>	Data input noid time	Slave receiver	2	-	ns
	Data output valid time -	after enable edge; 2.7 < V <sub>DD</sub> < 3.6V		16	
t <sub>v(SD_ST)</sub>	slave transmitter	after enable edge; V <sub>DD</sub> (min) < V <sub>DD</sub> < 3.6V	-	23	
t <sub>v(SD_MT)</sub>	Data output valid time - master transmitter after enable edge		-	5.5	
t <sub>h(SD_ST)</sub>	Data output hold time - slave transmitter after enable edge		8	-	
t <sub>h(SD_MT)</sub>	Data output hold time - master transmitter after enable edge		1	-	

Table 68. I<sup>2</sup>S characteristics<sup>(1)</sup> (continued)

<sup>1.</sup> Based on characterization results, not tested in production.




Figure 25. I<sup>2</sup>S slave timing diagram (Philips protocol)

- 1. Measurement points are done at CMOS levels: 0.3  $\rm V_{DDIO1}$  and 0.7  $\rm V_{DDIO1}$
- 2. LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.




Figure 26. I<sup>2</sup>S master timing diagram (Philips protocol)

- 1. Based on characterization results, not tested in production.
- 2. LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.

### **USART (SPI mode) characteristics**

Unless otherwise specified, the parameters given in *Table 69* for USART are derived from tests performed under the ambient temperature, f<sub>PCLKx</sub> frequency and supply voltage conditions summarized in *Table 23: General operating conditions*. The additional general conditions are:

- OSPEEDRy[1:0] set to 10 (output speed)
- capacitive load C = 30 pF
- measurement points at CMOS levels: 0.5 x V<sub>DD</sub>

Refer to Section 5.3.14: I/O port characteristics for more details on the input/output alternate function characteristics (NSS, CK, TX, and RX for USART).

Table 69. USART characteristics in SPI mode


Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f.	USART clock frequency	Master mode	-	-	8	MHz
†CK	OSANT Clock frequency	Slave mode	-	-	21	

Table 69. USART characteristics in SPI mode

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t <sub>su(NSS)</sub>	NSS setup time	Slave mode	$T_{ker}^{(1)} + 2$	-	-	
t <sub>h(NSS)</sub>	NSS hold time	Slave mode	2	-	-	
t <sub>w(CKH)</sub>	CK high time	- Master mode	1 / f <sub>CK</sub> / 2 - 1	1 / f <sub>CK</sub> / 2	1 / f <sub>CK</sub> / 2	
t <sub>w(CKL)</sub>	CK low time	- Master Mode		171CK72	+ 1	
t	Data input setup time	Master mode	T <sub>ker</sub> <sup>(1)</sup> + 2	-	-	
t <sub>su(RX)</sub>	Data input setup time	Slave mode		-	-	ns
+	Data input hold time	Master mode		-	-	115
t <sub>h(RX)</sub>	Data input noid time	Slave mode		-	-	
4	Data output valid time	Master mode	-			
t <sub>v(TX)</sub>	Data output valid time	Slave mode	-	10	19	
+	Data output hold time	Master mode	0	-	-	
t <sub>h(TX)</sub>	Data output hold time	Slave mode	7	-	-	

<sup>1.</sup>  $T_{ker}$  is the  $usart\_ker\_ck\_pres$  clock period

Figure 27. USART timing diagram in SPI master mode






Figure 28. USART timing diagram in SPI slave mode

### **USB full speed (FS) characteristics**

The STM32G0B0KE/CE/RE/VE USB interface is fully compliant with the USB specification version 2.0 and Battery charging rev 1.2 (primary and secondary detection).

Symbol	Parameter <sup>(1)</sup>	Conditions	Min <sup>(2)</sup>	Тур	Max <sup>(2)</sup>	Unit
V <sub>DD</sub>	USB full speed transceiver operating voltage	-	3.0 <sup>(3)</sup>		3.6	V
t <sub>STARTUP</sub>	USB transceiver startup time	-	-	-	1	μs
R <sub>PD</sub>	Pull down resistor on PA11, PA12 (USB_FS_DP/DM)	$V_{IN} = V_{DD}$	14.25	1	24.8	kΩ
В	Pull Up Resistor on PA12 (USB_FS_DP)	V <sub>IN</sub> = V <sub>SS</sub> , during idle	0.9	1.25	1.575	kΩ
R <sub>PU</sub>	Pull Up Resistor on PA12 (USB_FS_DP)	V <sub>IN</sub> = V <sub>SS</sub> during reception	1.425	2.25	3.09	kΩ
V <sub>CRS</sub>	Output signal crossover voltage	-	1.3	-	2.0	V
Z <sub>DRV</sub>	Output driver impedance <sup>(4)</sup>	Driving high or low	28	36	44	Ω

Table 70. USB FS electrical characteristics

- 1. Specified by design. Not tested in production.
- 2. All the voltages are measured from the local ground potential.
- The USB full speed transceiver functionality is ensured down to 2.7 V but not the full USB full speed electrical characteristics which are degraded in the 2.7-to-3.0 V V<sub>DD</sub> voltage range.
- 4. No external termination series resistors are required on DP (D+) and DM (D-) pins as the matching impedance is included in the embedded driver.




Figure 29. USB timings – definition of data signal rise and fall time

## 6 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: <a href="https://www.st.com">www.st.com</a>. ECOPACK is an ST trademark.

## 6.1 Device marking

Refer to technical note "Reference device marking schematics for STM32 microcontrollers and microprocessors" (TN1433) available on <a href="https://www.st.com">www.st.com</a>, for the location of pin 1 / ball A1 as well as the location and orientation of the marking areas versus pin 1 / ball A1.

Parts marked as "ES", "E" or accompanied by an engineering sample notification letter, are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.

A WLCSP simplified marking example (if any) is provided in the corresponding package information subsection.

## 6.2 LQFP32 package information (5V)

This LQFP is a 32-pin, 7 x 7 mm, low-profile quad flat package.

Note: Figure 30 is not to scale.

Refer to the notes section for the list of notes on Figure 30 and Table 71.

Figure 30. LQFP32 - Outline




Table 71. LQFP32 - Mechanical data

Council of		millimeters			inches <sup>(14)</sup>	
Symbol	Min	Тур	Max	Min	Тур	Max
θ	0°	3.5°	7°	0°	3.5°	7°
θ1	0°	-	-	0°	-	-
θ2	10°	12°	14°	10°	12°	14°
θ3	10°	12°	14°	10°	12°	14°
А	-	-	1.60	-	-	0.0630
A1 <sup>(12)</sup>	0.05	-	0.15	0.0020	-	0.0059
A2	1.35	1.40	1.45	0.0531	0.0551	0.0571
b <sup>(9)(11)</sup>	0.30	0.37	0.45	0.0118	0.0146	0.0177
b1 <sup>(11)</sup>	0.30	0.35	0.40	0.0118	0.0128	0.0157
c <sup>(11)</sup>	0.09	-	0.20	0.0035	-	0.0079
c1 <sup>(11)</sup>	0.09	-	0.16	0.0035	-	0.0063
D <sup>(4)</sup>	9.00 BSC				0.3543 BSC	
D1 <sup>(2)(5)</sup>		7.00 BSC			0.2756 BSC	
е		0.80 BSC			0.0315 BSC	
E <sup>(4)</sup>	9.00 BSC				0.3543 BSC	
E1 <sup>(2)(5)</sup>		7.00 BSC			0.2756 BSC	
L	0.45	0.60	0.75	0.0177	0.0236	0.0295
L1		1.00 REF			0.0394 REF	
N <sup>(13)</sup>			3	32		
R1	0.08	-	-	0.0031	-	-
R2	0.08	-	0.20	0.0031	-	0.0079
S	0.20	-	-	0.0079		
aaa <sup>(1)(7)(15)</sup>		0.20		0.0079		
bbb <sup>(1)(7)(15)</sup>		0.20		0.0079		
ccc <sup>(1)(7)(15)</sup>		0.10		0.0039		
ddd <sup>(1)(7)(15)</sup>		0.20	-		0.0079	

#### Notes:

- 1. Dimensioning and tolerancing schemes conform to ASME Y14.5M-1994.
- 2. The top package body size may be smaller than the bottom package size by as much as 0.15 mm.
- 3. Datums A-B and D to be determined at datum plane H.
- 4. To be determined at the seating datum plane C.
- 5. Dimensions D1 and E1 do not include mold flash or protrusions. Allowable mold flash or protrusions is "0.25 mm" per side. D1 and E1 are maximum plastic body size dimensions including mold mismatch.
- 6. Details of pin 1 identifier are optional but must be located within the zone indicated.
- All dimensions are in millimeters.
- 8. No intrusion is allowed inwards the leads.
- 9. Dimension b does not include a dambar protrusion. Allowable dambar protrusion shall not cause the lead width to exceed the maximum "b" dimension by more than 0.08 mm. Dambar cannot be located on the lower radius or the foot. The minimum space between the protrusion and an adjacent lead is 0.07 mm for 0.4 mm and 0.5 mm pitch packages.
- 10. The exact shape of each corner is optional.
- 11. These dimensions apply to the flat section of the lead between 0.10 mm and 0.25 mm from the lead tip.
- 12. A1 is defined as the distance from the seating plane to the lowest point on the package body.
- 13. N is the number of terminal positions for the specified body size.
- 14. Values in inches are converted from mm and rounded to four decimal digits.
- 15. Recommended values and tolerances.

95/111




Figure 31. LQFP32 - Footprint example

1. Dimensions are expressed in millimeters.

4

## 6.3 LQFP48 package information (5B)

This LQFP is a 48-pin, 7 x 7 mm low-profile quad flat package.

Note: See list of notes in the notes section.

Figure 32. LQFP48 - Outline<sup>(15)</sup>




Table 72. LQFP48 - Mechanical data

Complete	millimeters			inches <sup>(14)</sup>			
Symbol	Min	Тур	Max	Min	Тур	Max	
Α	-	-	1.60	-	-	0.0630	
A1 <sup>(12)</sup>	0.05	-	0.15	0.0020	-	0.0059	
A2	1.35	1.40	1.45	0.0531	0.0551	0.0571	
b <sup>(9)(11)</sup>	0.17	0.22	0.27	0.0067	0.0087	0.0106	
b1 <sup>(11)</sup>	0.17	0.20	0.23	0.0067	0.0079	0.0090	
c <sup>(11)</sup>	0.09	-	0.20	0.0035	-	0.0079	
c1 <sup>(11)</sup>	0.09	-	0.16	0.0035	-	0.0063	
D <sup>(4)</sup>		9.00 BSC			0.3543 BSC		
D1 <sup>(2)(5)</sup>		7.00 BSC			0.2756 BSC		
E <sup>(4)</sup>		9.00 BSC		0.3543 BSC			
E1 <sup>(2)(5)</sup>	7.00 BSC			0.2756 BSC			
е		0.50 BSC		0.1970 BSC			
L	0.45 0.60		0.75	0.0177	0.0236	0.0295	
L1	1.00 REF				0.0394 REF		
N <sup>(13)</sup>	48						
θ	0°	3.5°	7°	0°	3.5°	7°	
θ1	0°	-	-	0°	-	-	
θ2	10°	12°	14°	10°	12°	14°	
θ3	10°	12°	14°	10°	12°	14°	
R1	0.08	-	-	0.0031	-	-	
R2	0.08	-	0.20	0.0031	-	0.0079	
S	0.20	-	-	0.0079	-	-	
aaa <sup>(1)(7)</sup>	0.20				0.0079		
bbb <sup>(1)(7)</sup>	0.20			0.0079			
ccc <sup>(1)(7)</sup>	0.08			0.0031			
ddd <sup>(1)(7)</sup>	0.08				0.0031		

#### Notes:

- 1. Dimensioning and tolerancing schemes conform to ASME Y14.5M-1994.
- 2. The Top package body size may be smaller than the bottom package size by as much as 0.15 mm.
- 3. Datums A-B and D to be determined at datum plane H.
- 4. To be determined at seating datum plane C.
- 5. Dimensions D1 and E1 do not include mold flash or protrusions. Allowable mold flash or protrusions is "0.25 mm" per side. D1 and E1 are Maximum plastic body size dimensions including mold mismatch.
- 6. Details of pin 1 identifier are optional but must be located within the zone indicated.
- 7. All Dimensions are in millimeters.
- 8. No intrusion allowed inwards the leads.
- 9. Dimension "b" does not include dambar protrusion. Allowable dambar protrusion shall not cause the lead width to exceed the maximum "b" dimension by more than 0.08 mm. Dambar cannot be located on the lower radius or the foot. Minimum space between protrusion and an adjacent lead is 0.07 mm for 0.4 mm and 0.5 mm pitch packages.
- 10. Exact shape of each corner is optional.
- 11. These dimensions apply to the flat section of the lead between 0.10 mm and 0.25 mm from the lead tip.
- 12. A1 is defined as the distance from the seating plane to the lowest point on the package body.
- 13. "N" is the number of terminal positions for the specified body size.
- 14. Values in inches are converted from mm and rounded to 4 decimal digits.
- 15. Drawing is not to scale.

Figure 33. LQFP48 - Footprint example

1. Dimensions are expressed in millimeters.

## 6.4 LQFP64 package information (5W)

This LQFP is 64-pin, 10 x 10 mm low-profile quad flat package.

Note: See list of notes in the notes section.

Figure 34. LQFP64 - Outline<sup>(15)</sup>




Table 73. LQFP64 - Mechanical data

0	millimeters			inches <sup>(14)</sup>			
Symbol	Min	Тур	Max	Min	Тур	Max	
Α	-	-	1.60	-	-	0.0630	
A1 <sup>(12)</sup>	0.05	-	0.15	0.0020	-	0.0059	
A2	1.35	1.40	1.45	0.0531	0.0551	0.0570	
b <sup>(9)(11)</sup>	0.17	0.22	0.27	0.0067	0.0087	0.0106	
b1 <sup>(11)</sup>	0.17	0.20	0.23	0.0067	0.0079	0.0091	
c <sup>(11)</sup>	0.09	-	0.20	0.0035	-	0.0079	
c1 <sup>(11)</sup>	0.09	-	0.16	0.0035	-	0.0063	
D <sup>(4)</sup>		12.00 BSC			0.4724 BSC		
D1 <sup>(2)(5)</sup>		10.00 BSC		0.3937 BSC			
E <sup>(4)</sup>		12.00 BSC			0.4724 BSC		
E1 <sup>(2)(5)</sup>	10.00 BSC			0.3937 BSC			
е		0.50 BSC		0.1970 BSC			
L	0.45	0.60	0.75	0.0177	0.0236	0.0295	
L1	1.00 REF			0.0394 REF			
N <sup>(13)</sup>	64						
q	0°	3.5°	7°	0°	3.5°	7°	
q1	0°	-	-	0°	-	-	
q2	10°	12°	14°	10°	12°	14°	
q3	10°	12°	14°	10°	12°	14°	
R1	0.08	-	-	0.0031	-	-	
R2	0.08	-	0.20	0.0031	-	0.0079	
S	0.20	-	-	0.0079	-	-	
aaa <sup>(1)</sup>	0.20			0.0079			
bbb <sup>(1)</sup>	0.20			0.0079			
ccc <sup>(1)</sup>	0.08			0.0031			
ddd <sup>(1)</sup>	0.08			0.0031			

#### Notes:

- 1. Dimensioning and tolerancing schemes conform to ASME Y14.5M-1994.
- 2. The Top package body size may be smaller than the bottom package size by as much as 0.15 mm.
- 3. Datums A-B and D to be determined at datum plane H.
- 4. To be determined at seating datum plane C.
- 5. Dimensions D1 and E1 do not include mold flash or protrusions. Allowable mold flash or protrusions is "0.25 mm" per side. D1 and E1 are Maximum plastic body size dimensions including mold mismatch.
- 6. Details of pin 1 identifier are optional but must be located within the zone indicated.
- 7. All Dimensions are in millimeters.
- 8. No intrusion allowed inwards the leads.
- 9. Dimension "b" does not include dambar protrusion. Allowable dambar protrusion shall not cause the lead width to exceed the maximum "b" dimension by more than 0.08 mm. Dambar cannot be located on the lower radius or the foot. Minimum space between protrusion and an adjacent lead is 0.07 mm for 0.4 mm and 0.5 mm pitch packages.
- 10. Exact shape of each corner is optional.
- 11. These dimensions apply to the flat section of the lead between 0.10 mm and 0.25 mm from the lead tip.
- 12. A1 is defined as the distance from the seating plane to the lowest point on the package body.
- 13. "N" is the number of terminal positions for the specified body size.
- 14. Values in inches are converted from mm and rounded to 4 decimal digits.
- 15. Drawing is not to scale.




Figure 35. LQFP64 - Footprint example

1. Dimensions are expressed in millimeters.

## 6.5 LQFP100 package information (1L)

This LQFP is 100 lead, 14 x 14 mm low-profile quad flat package.

Note: See list of notes in the notes section.

Figure 36. LQFP100 - Outline<sup>(15)</sup>




Table 74. LQFP100 - Mechanical data

	millimeters			inches <sup>(14)</sup>		
Symbol	Min	Тур	Max	Min	Тур	Max
Α	-	1.50	1.60	-	0.0590	0.0630
A1 <sup>(12)</sup>	0.05	-	0.15	0.0019	-	0.0059
A2	1.35	1.40	1.45	0.0531	0.0551	0.0570
b <sup>(9)(11)</sup>	0.17	0.22	0.27	0.0067	0.0087	0.0106
b1 <sup>(11)</sup>	0.17	0.20	0.23	0.0067	0.0079	0.0090
c <sup>(11)</sup>	0.09	-	0.20	0.0035	-	0.0079
c1 <sup>(11)</sup>	0.09	-	0.16	0.0035	-	0.0063
D <sup>(4)</sup>		16.00 BSC		0.6299 BSC		
D1 <sup>(2)(5)</sup>		14.00 BSC		0.5512 BSC		
E <sup>(4)</sup>		16.00 BSC		0.6299 BSC		
E1 <sup>(2)(5)</sup>		14.00 BSC		0.5512 BSC		
е		0.50 BSC		0.0197 BSC		
L	0.45	0.60	0.75	0.177	0.0236	0.0295
L1 <sup>(1)(11)</sup>	1.00			-	0.0394	-
N <sup>(13)</sup>	100					
θ	0°	3.5°	7°	0°	3.5°	7°
θ1	0°	-	-	0°	-	-
θ2	10°	12°	14°	10°	12°	14°
θ3	10°	12°	14°	10°	12°	14°
R1	0.08	-	-	0.0031	-	-
R2	0.08	-	0.20	0.0031	-	0.0079
S	0.20	-	-	0.0079	-	-
aaa <sup>(1)</sup>	0.20			0.0079		
bbb <sup>(1)</sup>	0.20		0.0079			
ccc <sup>(1)</sup>	0.08			0.0031		
ddd <sup>(1)</sup>	0.08				0.0031	

#### Notes:

- Dimensioning and tolerancing schemes conform to ASME Y14.5M-1994.
- 2. The Top package body size may be smaller than the bottom package size by as much as 0.15 mm.
- 3. Datums A-B and D to be determined at datum plane H.
- To be determined at seating datum plane C.
- Dimensions D1 and E1 do not include mold flash or protrusions. Allowable mold flash or protrusions is "0.25 mm" per side. D1 and E1 are Maximum plastic body size dimensions including mold mismatch.
- 6. Details of pin 1 identifier are optional but must be located within the zone indicated.
- All Dimensions are in millimeters.
- 8. No intrusion allowed inwards the leads.
- Dimension "b" does not include dambar protrusion. Allowable dambar protrusion shall not cause the lead width to exceed the maximum "b" dimension by more than 0.08 mm. Dambar cannot be located on the lower radius or the foot. Minimum space between protrusion and an adjacent lead is 0.07 mm for 0.4 mm and 0.5 mm pitch packages.
- 10. Exact shape of each corner is optional.
- 11. These dimensions apply to the flat section of the lead between 0.10 mm and 0.25 mm from the lead tip.
- 12. A1 is defined as the distance from the seating plane to the lowest point on the package
- 13. "N" is the number of terminal positions for the specified body size.
- 14. Values in inches are converted from mm and rounded to 4 decimal digits.
- 15. Drawing is not to scale.

16.7 1L LQFP100 FP V1

Figure 37. LQFP100 - Footprint example

1. Dimensions are expressed in millimeters.

### 6.6 Thermal characteristics

The operating junction temperature  $T_J$  must never exceed the maximum given in *Table 23: General operating conditions* 

The maximum junction temperature in °C that the device can reach if respecting the operating conditions, is:

$$T_J(max) = T_A(max) + P_D(max) \times \Theta_{JA}$$

#### where:

- T<sub>A</sub>(max) is the maximum operating ambient temperature in °C,
- Θ<sub>JA</sub> is the package junction-to-ambient thermal resistance, in °C/W,
- $\bullet \qquad \mathsf{P}_\mathsf{D} = \mathsf{P}_\mathsf{INT} + \mathsf{P}_\mathsf{I/O},$ 
  - P<sub>INT</sub> is power dissipation contribution from product of I<sub>DD</sub> and V<sub>DD</sub>
  - P<sub>I/O</sub> is power dissipation contribution from output ports where:

$$\mathsf{P}_\mathsf{I/O} = \Sigma \; (\mathsf{V}_\mathsf{OL} \times \mathsf{I}_\mathsf{OL}) + \Sigma \; ((\mathsf{V}_\mathsf{DDIO1} - \mathsf{V}_\mathsf{OH}) \times \mathsf{I}_\mathsf{OH}),$$

taking into account the actual  $V_{OL}$  /  $I_{OL}$  and  $V_{OH}$  /  $I_{OH}$  of the I/Os at low and high level in the application.


Symbol	Parameter	Package	Value	Unit	
	Thermal resistance junction-ambient	LQFP100 14 × 14 mm	47		
$\Theta_{JA}$		LQFP64 10 × 10 mm	53	°C/W	
		LQFP48 7 × 7 mm	59		
		LQFP32 7 × 7 mm	59		

**Table 75. Package thermal characteristics** 

### 6.6.1 Reference document

JESD51-2 Integrated Circuits Thermal Test Method Environment Conditions - Natural Convection (still air). Available from www.jedec.org.

## 7 Ordering information



\_TR = tape and reel packing

בב = tray packing

other = 3-character ID incl. custom Flash code and packing information

For a list of available options (memory, package, and so on) or for further information on any aspect of this device, contact your nearest ST sales office.

## 8 Important security notice

The STMicroelectronics group of companies (ST) places a high value on product security, which is why the ST product(s) identified in this documentation may be certified by various security certification bodies and/or may implement our own security measures as set forth herein. However, no level of security certification and/or built-in security measures can guarantee that ST products are resistant to all forms of attacks. As such, it is the responsibility of each of ST's customers to determine if the level of security provided in an ST product meets the customer needs both in relation to the ST product alone, as well as when combined with other components and/or software for the customer end product or application. In particular, take note that:

- ST products may have been certified by one or more security certification bodies, such as Platform Security Architecture (www.psacertified.org) and/or Security Evaluation standard for IoT Platforms (www.trustcb.com). For details concerning whether the ST product(s) referenced herein have received security certification along with the level and current status of such certification, either visit the relevant certification standards website or go to the relevant product page on www.st.com for the most up to date information. As the status and/or level of security certification for an ST product can change from time to time, customers should re-check security certification status/level as needed. If an ST product is not shown to be certified under a particular security standard, customers should not assume it is certified.
- Certification bodies have the right to evaluate, grant and revoke security certification in relation to ST products. These certification bodies are therefore independently responsible for granting or revoking security certification for an ST product, and ST does not take any responsibility for mistakes, evaluations, assessments, testing, or other activity carried out by the certification body with respect to any ST product.
- Industry-based cryptographic algorithms (such as AES, DES, or MD5) and other open standard technologies which may be used in conjunction with an ST product are based on standards which were not developed by ST. ST does not take responsibility for any flaws in such cryptographic algorithms or open technologies or for any methods which have been or may be developed to bypass, decrypt or crack such algorithms or technologies.
- While robust security testing may be done, no level of certification can absolutely guarantee protections against all attacks, including, for example, against advanced attacks which have not been tested for, against new or unidentified forms of attack, or against any form of attack when using an ST product outside of its specification or intended use, or in conjunction with other components or software which are used by customer to create their end product or application. ST is not responsible for resistance against such attacks. As such, regardless of the incorporated security features and/or any information or support that may be provided by ST, each customer is solely responsible for determining if the level of attacks tested for meets their needs, both in relation to the ST product alone and when incorporated into a customer end product or application.
- All security features of ST products (inclusive of any hardware, software, documentation, and the like), including but not limited to any enhanced security features added by ST, are provided on an "AS IS" BASIS. AS SUCH, TO THE EXTENT PERMITTED BY APPLICABLE LAW, ST DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, unless the applicable written and signed contract terms specifically provide otherwise.



STM32G0B0KE/CE/RE/VE Revision history

# 9 Revision history

Table 76. Document revision history

Date	Revision	Changes		
20-Nov-2020	1	Initial release.		
10-Feb-2021	2	Missing package marking examples added in Section 6: Package information.  Update of Table 1: Features and peripheral counts, Table 11: Pin assignment and description, Section 3.5: Boot modes, and Section 3.20: Universal serial bus full-speed host/device interface (USB), to indicate the impossibility of using USB controller on STM32G0B0KE.  Updated Section: USB full speed (FS) characteristics.  Section USB full speed (FS) characteristics made a sub-section of Section 5.3.21: Characteristics of communication interfaces.		
		Additions:		
		- Information on reference manual and errata sheet in Section 1: Introduction		
		- Section 6.1: Device marking		
		- Section : Characteristics of FT_e I/Os		
		- Section 8: Important security notice		
		- Figure 27: USART timing diagram in SPI master mode		
		- Figure 28: USART timing diagram in SPI slave mode		
		Updates:		
		Cover page - accuracy of the 16 MHz RC oscillator		
		- Section 3.5: Boot modes		
		<ul> <li>Section 3.14: Analog-to-digital converter (ADC)</li> <li>Section 3.20: Universal serial bus full-speed host/device interface (USB)</li> </ul>		
		Section 5.2: Absolute maximum ratings		
		- Section : General input/output characteristics		
		- Section : I/O system current consumption		
24-Sep-2024	3	<ul> <li>Section "I/O AC characteristics" renamed to Section : Output buffer timing characteristics</li> </ul>		
		<ul> <li>Section "USART characteristics" renamed to Section : USART (SPI mode) characteristics</li> </ul>		
		- Section 6: Package information - Packages reordered from smallest to largest.		
		- Section 6.2: LQFP32 package information (5V)		
		- Table 1: Features and peripheral counts		
		- Table 6: Timer feature comparison		
		- Table 8: USART implementation		
		- Table 10: Terms and symbols used in Table 11		
		- Table 11: Pin assignment and description		
		<ul> <li>Table 12: Port A alternate function mapping (AF0 to AF7)</li> <li>Table 16: Port C alternate function mapping</li> </ul>		
		- Table 17: Port D alternate function mapping  - Table 17: Port D alternate function mapping		
		- Table 18: Port E alternate function mapping  - Table 18: Port E alternate function mapping		
		- Table 20: Voltage characteristics (footnote 3)		
		- Table 21: Current characteristics		
		- Table 23: General operating conditions		

Table 76. Document revision history (continued)

Date	Revision	Changes		
24-Sep-2024	3	<ul> <li>Table 30: Current consumption in Stop 1 mode (max values)</li> <li>Table 42: PLL characteristics</li> <li>Table 50: I/O static characteristics</li> <li>Table 52: Output voltage characteristics</li> <li>Table 68: I<sup>2</sup>S characteristics</li> <li>Table "I/O AC characteristics" renamed to Table 53: Non-FT_c I/O output timing characteristics</li> <li>Table "USART characteristics" renamed to Table 69: USART characteristics in SPI mode</li> <li>All table footnotes "Guaranteed by design" changed to "Specified by design. Not tested in production."</li> <li>Figure 1: Block diagram</li> <li>Figure 2: Power supply overview</li> <li>Figure 19: Recommended NRST pin protection (figure footnote removed)</li> <li>Figure 20: ADC accuracy characteristics</li> <li>Figure 21: ADC typical connection diagram</li> <li>Figure 24: SPI timing diagram - master mode</li> <li>Removals:</li> <li>Table "USB BCD DC electrical characteristics"</li> <li>Specific package device marking examples</li> </ul>		

#### **IMPORTANT NOTICE - READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2024 STMicroelectronics - All rights reserved



DS13565 Rev 3 111/111