@@ -62,7 +62,11 @@ NativeRegisterContextLinux::CreateHostNativeRegisterContextLinux(
62
62
case llvm::Triple::aarch64: {
63
63
// Configure register sets supported by this AArch64 target.
64
64
// Read SVE header to check for SVE support.
65
+ #if LLDB_HAVE_USER_SVE_HEADER
65
66
struct user_sve_header sve_header;
67
+ #else
68
+ struct user_sve_header sve_header {};
69
+ #endif
66
70
struct iovec ioVec;
67
71
ioVec.iov_base = &sve_header;
68
72
ioVec.iov_len = sizeof (sve_header);
@@ -207,13 +211,21 @@ NativeRegisterContextLinux_arm64::ReadRegister(const RegisterInfo *reg_info,
207
211
if (reg == GetRegisterInfo ().GetRegNumFPSR ()) {
208
212
sve_reg_num = reg;
209
213
if (m_sve_state == SVEState::Full)
214
+ #if LLDB_HAVE_USER_SVE_HEADER
210
215
offset = sve::PTraceFPSROffset (sve::vq_from_vl (m_sve_header.vl ));
216
+ #else
217
+ offset = 0 ;
218
+ #endif
211
219
else if (m_sve_state == SVEState::FPSIMD)
212
220
offset = sve::ptrace_fpsimd_offset + (32 * 16 );
213
221
} else if (reg == GetRegisterInfo ().GetRegNumFPCR ()) {
214
222
sve_reg_num = reg;
215
223
if (m_sve_state == SVEState::Full)
224
+ #if LLDB_HAVE_USER_SVE_HEADER
216
225
offset = sve::PTraceFPCROffset (sve::vq_from_vl (m_sve_header.vl ));
226
+ #else
227
+ offset = 0 ;
228
+ #endif
217
229
else if (m_sve_state == SVEState::FPSIMD)
218
230
offset = sve::ptrace_fpsimd_offset + (32 * 16 ) + 4 ;
219
231
} else {
@@ -341,13 +353,21 @@ Status NativeRegisterContextLinux_arm64::WriteRegister(
341
353
if (reg == GetRegisterInfo ().GetRegNumFPSR ()) {
342
354
sve_reg_num = reg;
343
355
if (m_sve_state == SVEState::Full)
356
+ #if LLDB_HAVE_USER_SVE_HEADER
344
357
offset = sve::PTraceFPSROffset (sve::vq_from_vl (m_sve_header.vl ));
358
+ #else
359
+ offset = 0 ;
360
+ #endif
345
361
else if (m_sve_state == SVEState::FPSIMD)
346
362
offset = sve::ptrace_fpsimd_offset + (32 * 16 );
347
363
} else if (reg == GetRegisterInfo ().GetRegNumFPCR ()) {
348
364
sve_reg_num = reg;
349
365
if (m_sve_state == SVEState::Full)
366
+ #if LLDB_HAVE_USER_SVE_HEADER
350
367
offset = sve::PTraceFPCROffset (sve::vq_from_vl (m_sve_header.vl ));
368
+ #else
369
+ offset = 0 ;
370
+ #endif
351
371
else if (m_sve_state == SVEState::FPSIMD)
352
372
offset = sve::ptrace_fpsimd_offset + (32 * 16 ) + 4 ;
353
373
} else {
@@ -824,18 +844,22 @@ void NativeRegisterContextLinux_arm64::ConfigureRegisterContext() {
824
844
if (error.Success ()) {
825
845
// If SVE is enabled thread can switch between SVEState::FPSIMD and
826
846
// SVEState::Full on every stop.
847
+ #if LLDB_HAVE_USER_SVE_HEADER
827
848
if ((m_sve_header.flags & sve::ptrace_regs_mask) ==
828
849
sve::ptrace_regs_fpsimd)
829
850
m_sve_state = SVEState::FPSIMD;
830
851
else if ((m_sve_header.flags & sve::ptrace_regs_mask) ==
831
852
sve::ptrace_regs_sve)
832
853
m_sve_state = SVEState::Full;
854
+ #endif
833
855
834
856
// On every stop we configure SVE vector length by calling
835
857
// ConfigureVectorLength regardless of current SVEState of this thread.
836
858
uint32_t vq = RegisterInfoPOSIX_arm64::eVectorQuadwordAArch64SVE;
859
+ #if LLDB_HAVE_USER_SVE_HEADER
837
860
if (sve_vl_valid (m_sve_header.vl ))
838
861
vq = sve::vq_from_vl (m_sve_header.vl );
862
+ #endif
839
863
840
864
GetRegisterInfo ().ConfigureVectorLength (vq);
841
865
m_sve_ptrace_payload.resize (sve::PTraceSize (vq, sve::ptrace_regs_sve));
0 commit comments