Commit 1a85581

committed

[RISCV] Add support for V extenstion in SiFive7

Add scheduling information for vector extension in SiFive7, while using new LMUL & SEW scheduling constructs. Differential Revision: https://reviews.llvm.org/D149495

1 parent d747f82 commit 1a85581Copy full SHA for 1a85581

2 files changed

+659

-4

lines changed

llvm/lib/Target/RISCV
- RISCVSchedSiFive7.td
- RISCVScheduleV.td

2 files changed

+659

-4

lines changed

Comments

(0)

Provide feedback

Saved searches

Use saved searches to filter your results more quickly

Uh oh!

Commit 1a85581

2 files changed

2 files changed

File tree

2 files changed

2 files changed

0 commit comments