Skip to content

Commit f0e79db

Browse files
committed
[RISCV] Fix 80 columns in RISCVMatInt.cpp. NFC
1 parent 141391a commit f0e79db

File tree

1 file changed

+5
-3
lines changed

1 file changed

+5
-3
lines changed

llvm/lib/Target/RISCV/MCTargetDesc/RISCVMatInt.cpp

Lines changed: 5 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -114,11 +114,13 @@ static void generateInstSeqImpl(int64_t Val, const MCSubtargetInfo &STI,
114114
ShiftAmount = llvm::countr_zero((uint64_t)Val);
115115
Val >>= ShiftAmount;
116116

117-
// If the remaining bits don't fit in 12 bits, we might be able to reduce the
118-
// shift amount in order to use LUI which will zero the lower 12 bits.
117+
// If the remaining bits don't fit in 12 bits, we might be able to reduce
118+
// the // shift amount in order to use LUI which will zero the lower 12
119+
// bits.
119120
if (ShiftAmount > 12 && !isInt<12>(Val)) {
120121
if (isInt<32>((uint64_t)Val << 12)) {
121-
// Reduce the shift amount and add zeros to the LSBs so it will match LUI.
122+
// Reduce the shift amount and add zeros to the LSBs so it will match
123+
// LUI.
122124
ShiftAmount -= 12;
123125
Val = (uint64_t)Val << 12;
124126
} else if (isUInt<32>((uint64_t)Val << 12) &&

0 commit comments

Comments
 (0)