Skip to content

Commit b192e04

Browse files
committed
delete todo
1 parent bec85ab commit b192e04

File tree

1 file changed

+0
-2
lines changed

1 file changed

+0
-2
lines changed

llvm/lib/Target/RISCV/GISel/RISCVInstructionSelector.cpp

Lines changed: 0 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -784,8 +784,6 @@ const TargetRegisterClass *RISCVInstructionSelector::getRegClassForTypeOnBank(
784784
return &RISCV::FPR64RegClass;
785785
}
786786

787-
// TODO: Non-GPR register classes.
788-
789787
if (RB.getID() == RISCV::VRBRegBankID) {
790788
if (Ty.getSizeInBits().getKnownMinValue() <= 64)
791789
return &RISCV::VRRegClass;

0 commit comments

Comments
 (0)