Skip to content

Commit 997ae1a

Browse files
committed
Remove single-use variable
1 parent 40eb936 commit 997ae1a

File tree

1 file changed

+1
-3
lines changed

1 file changed

+1
-3
lines changed

llvm/lib/Target/AArch64/AArch64ISelLowering.cpp

Lines changed: 1 addition & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -24912,10 +24912,8 @@ static SDValue foldCSELofLASTB(SDNode *Op, SelectionDAG &DAG) {
2491224912
if (LastB.getOpcode() != AArch64ISD::LASTB || LastB.getOperand(0) != AnyPred)
2491324913
return SDValue();
2491424914

24915-
SDValue Vec = LastB.getOperand(1);
24916-
2491724915
return DAG.getNode(AArch64ISD::CLASTB_N, SDLoc(Op), Op->getValueType(0),
24918-
AnyPred, Default, Vec);
24916+
AnyPred, Default, LastB.getOperand(1));
2491924917
}
2492024918

2492124919
// Optimize CSEL instructions

0 commit comments

Comments
 (0)