|
| 1 | +; RUN: opt -S -dxil-translate-metadata < %s | FileCheck %s |
| 2 | +; RUN: opt -S --passes="dxil-pretty-printer" < %s 2>&1 | FileCheck %s --check-prefix=PRINT |
| 3 | +; RUN: llc %s --filetype=asm -o - < %s 2>&1 | FileCheck %s --check-prefixes=CHECK,PRINT |
| 4 | + |
| 5 | +target datalayout = "e-m:e-p:32:32-i1:32-i8:8-i16:16-i32:32-i64:64-f16:16-f32:32-f64:64-n8:16:32:64" |
| 6 | +target triple = "dxil-pc-shadermodel6.6-compute" |
| 7 | + |
| 8 | +%"class.hlsl::Buffer" = type { target("dx.TypedBuffer", <4 x half>, 0, 0, 0) } |
| 9 | +%"class.hlsl::Buffer.1" = type { target("dx.TypedBuffer", <2 x float>, 0, 0, 0) } |
| 10 | +%"class.hlsl::Buffer.2" = type { target("dx.TypedBuffer", double, 0, 0, 0) } |
| 11 | +%"class.hlsl::Buffer.3" = type { target("dx.TypedBuffer", i32, 0, 0, 1) } |
| 12 | +%"class.hlsl::ByteAddressBuffer" = type { target("dx.RawBuffer", i8, 0, 0) } |
| 13 | +%"class.hlsl::StructuredBuffer" = type { target("dx.RawBuffer", i16, 0, 0) } |
| 14 | +%"class.hlsl::Buffer.4" = type { target("dx.TypedBuffer", i64, 0, 0, 0) } |
| 15 | + |
| 16 | +@Zero = internal global %"class.hlsl::Buffer" poison, align 4 |
| 17 | +@One = internal global %"class.hlsl::Buffer.1" poison, align 4 |
| 18 | +@Two = internal global %"class.hlsl::Buffer.2" poison, align 4 |
| 19 | +@Three = internal global %"class.hlsl::Buffer.3" poison, align 4 |
| 20 | +@Four = internal global %"class.hlsl::ByteAddressBuffer" poison, align 4 |
| 21 | +@Five = internal global %"class.hlsl::StructuredBuffer" poison, align 4 |
| 22 | +@Six = internal global %"class.hlsl::Buffer.4" poison, align 4 |
| 23 | + |
| 24 | +; PRINT:; Resource Bindings: |
| 25 | +; PRINT-NEXT:; |
| 26 | +; PRINT-NEXT:; Name Type Format Dim ID HLSL Bind Count |
| 27 | +; PRINT-NEXT:; ------------------------------ ---------- ------- ----------- ------- -------------- ------ |
| 28 | +; PRINT-NEXT:; SRV f16 buf T0 t0 1 |
| 29 | +; PRINT-NEXT:; SRV f32 buf T1 t1 1 |
| 30 | +; PRINT-NEXT:; SRV f64 buf T2 t2 1 |
| 31 | +; PRINT-NEXT:; SRV i32 buf T3 t3 1 |
| 32 | +; PRINT-NEXT:; SRV byte r/o T4 t5 1 |
| 33 | +; PRINT-NEXT:; SRV struct r/o T5 t6 1 |
| 34 | +; PRINT-NEXT:; SRV u64 buf T6 t10,space2 1 |
| 35 | +; PRINT-NEXT:; SRV f32 buf T7 t4,space3 100 |
| 36 | + |
| 37 | +define void @test() #0 { |
| 38 | + ; Buffer<half4> Buf : register(t0) |
| 39 | + %Zero_h = call target("dx.TypedBuffer", <4 x half>, 0, 0, 0) |
| 40 | + @llvm.dx.resource.handlefrombinding(i32 0, i32 0, i32 1, i32 0, i1 false) |
| 41 | + store target("dx.TypedBuffer", <4 x half>, 0, 0, 0) %Zero_h, ptr @Zero, align 4 |
| 42 | + |
| 43 | + ; Buffer<float4> Buf : register(t1) |
| 44 | + %One_h = call target("dx.TypedBuffer", <2 x float>, 0, 0, 0) |
| 45 | + @llvm.dx.resource.handlefrombinding(i32 0, i32 1, i32 1, i32 0, i1 false) |
| 46 | + store target("dx.TypedBuffer", <2 x float>, 0, 0, 0) %One_h, ptr @One, align 4 |
| 47 | + |
| 48 | + ; Buffer<double> Two : register(t2); |
| 49 | + %Two_h = call target("dx.TypedBuffer", double, 0, 0, 0) |
| 50 | + @llvm.dx.resource.handlefrombinding(i32 0, i32 2, i32 1, i32 0, i1 false) |
| 51 | + store target("dx.TypedBuffer", double, 0, 0, 0) %Two_h, ptr @Two, align 4 |
| 52 | + |
| 53 | + ; Buffer<int4> Three : register(t3); |
| 54 | + %Three_h = call target("dx.TypedBuffer", <4 x i32>, 0, 0, 1) |
| 55 | + @llvm.dx.resource.handlefrombinding(i32 0, i32 3, i32 1, i32 0, i1 false) |
| 56 | + store target("dx.TypedBuffer", <4 x i32>, 0, 0, 1) %Three_h, ptr @Three, align 4 |
| 57 | + |
| 58 | + ; ByteAddressBuffer Four : register(t4) |
| 59 | + %Four_h = call target("dx.RawBuffer", i8, 0, 0) |
| 60 | + @llvm.dx.resource.handlefrombinding(i32 0, i32 5, i32 1, i32 0, i1 false) |
| 61 | + store target("dx.RawBuffer", i8, 0, 0) %Four_h, ptr @Four, align 4 |
| 62 | + |
| 63 | + ; StructuredBuffer<int16_t> Five : register(t6); |
| 64 | + %Five_h = call target("dx.RawBuffer", i16, 0, 0) |
| 65 | + @llvm.dx.resource.handlefrombinding(i32 0, i32 6, i32 1, i32 0, i1 false) |
| 66 | + store target("dx.RawBuffer", i16, 0, 0) %Five_h, ptr @Five, align 4 |
| 67 | + |
| 68 | + ; Buffer<double> Six : register(t10, space2); |
| 69 | + %Six_h = call target("dx.TypedBuffer", i64, 0, 0, 0) |
| 70 | + @llvm.dx.resource.handlefrombinding(i32 2, i32 10, i32 1, i32 0, i1 false) |
| 71 | + store target("dx.TypedBuffer", i64, 0, 0, 0) %Six_h, ptr @Six, align 4 |
| 72 | + |
| 73 | + ; Buffer<float4> Array[100] : register(t4, space3); |
| 74 | + ; Buffer<float4> B1 = Array[30]; |
| 75 | + ; Buffer<float4> B1 = Array[42]; |
| 76 | + ; resource array accesses should produce one metadata entry |
| 77 | + %Array_30_h = call target("dx.TypedBuffer", <4 x float>, 0, 0, 0) |
| 78 | + @llvm.dx.resource.handlefrombinding(i32 3, i32 4, i32 100, i32 30, i1 false) |
| 79 | + %Array_42_h = call target("dx.TypedBuffer", <4 x float>, 0, 0, 0) |
| 80 | + @llvm.dx.resource.handlefrombinding(i32 3, i32 4, i32 100, i32 42, i1 false) |
| 81 | + |
| 82 | + ret void |
| 83 | +} |
| 84 | + |
| 85 | +attributes #0 = { noinline nounwind "hlsl.shader"="compute" } |
| 86 | + |
| 87 | +; CHECK: !dx.resources = !{[[ResList:[!][0-9]+]]} |
| 88 | + |
| 89 | +; CHECK: [[ResList]] = !{[[SRVList:[!][0-9]+]], null, null, null} |
| 90 | +; CHECK: [[SRVList]] = !{![[Zero:[0-9]+]], ![[One:[0-9]+]], ![[Two:[0-9]+]], |
| 91 | +; CHECK-SAME: ![[Three:[0-9]+]], ![[Four:[0-9]+]], ![[Five:[0-9]+]], |
| 92 | +; CHECK-SAME: ![[Six:[0-9]+]], ![[Array:[0-9]+]]} |
| 93 | + |
| 94 | +; CHECK: ![[Zero]] = !{i32 0, ptr @0, !"", i32 0, i32 0, i32 1, i32 10, i32 0, ![[Half:[0-9]+]]} |
| 95 | +; CHECK: ![[Half]] = !{i32 0, i32 8} |
| 96 | +; CHECK: ![[One]] = !{i32 1, ptr @1, !"", i32 0, i32 1, i32 1, i32 10, i32 0, ![[Float:[0-9]+]]} |
| 97 | +; CHECK: ![[Float]] = !{i32 0, i32 9} |
| 98 | +; CHECK: ![[Two]] = !{i32 2, ptr @2, !"", i32 0, i32 2, i32 1, i32 10, i32 0, ![[Double:[0-9]+]]} |
| 99 | +; CHECK: ![[Double]] = !{i32 0, i32 10} |
| 100 | +; CHECK: ![[Three]] = !{i32 3, ptr @3, !"", i32 0, i32 3, i32 1, i32 10, i32 0, ![[I32:[0-9]+]]} |
| 101 | +; CHECK: ![[I32]] = !{i32 0, i32 4} |
| 102 | +; CHECK: ![[Four]] = !{i32 4, ptr @4, !"", i32 0, i32 5, i32 1, i32 11, i32 0, null} |
| 103 | +; CHECK: ![[Five]] = !{i32 5, ptr @5, !"", i32 0, i32 6, i32 1, i32 12, i32 0, ![[FiveStride:[0-9]+]]} |
| 104 | +; CHECK: ![[FiveStride]] = !{i32 1, i32 2} |
| 105 | +; CHECK: ![[Six]] = !{i32 6, ptr @6, !"", i32 2, i32 10, i32 1, i32 10, i32 0, ![[U64:[0-9]+]]} |
| 106 | +; CHECK: ![[U64]] = !{i32 0, i32 7} |
| 107 | +; CHECK: ![[Array]] = !{i32 7, ptr @7, !"", i32 3, i32 4, i32 100, i32 10, i32 0, ![[Float]]} |
0 commit comments