Skip to content

Commit 58fd3be

Browse files
[CodeGen] Use range-based for loops (NFC) (#97467)
1 parent 4e56724 commit 58fd3be

File tree

3 files changed

+10
-10
lines changed

3 files changed

+10
-10
lines changed

llvm/lib/CodeGen/AggressiveAntiDepBreaker.cpp

Lines changed: 3 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -124,13 +124,13 @@ AggressiveAntiDepBreaker::AggressiveAntiDepBreaker(
124124
TRI(MF.getSubtarget().getRegisterInfo()), RegClassInfo(RCI) {
125125
/* Collect a bitset of all registers that are only broken if they
126126
are on the critical path. */
127-
for (unsigned i = 0, e = CriticalPathRCs.size(); i < e; ++i) {
128-
BitVector CPSet = TRI->getAllocatableSet(MF, CriticalPathRCs[i]);
127+
for (const TargetRegisterClass *RC : CriticalPathRCs) {
128+
BitVector CPSet = TRI->getAllocatableSet(MF, RC);
129129
if (CriticalPathSet.none())
130130
CriticalPathSet = CPSet;
131131
else
132132
CriticalPathSet |= CPSet;
133-
}
133+
}
134134

135135
LLVM_DEBUG(dbgs() << "AntiDep Critical-Path Registers:");
136136
LLVM_DEBUG(for (unsigned r

llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp

Lines changed: 3 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -438,11 +438,11 @@ void CombinerHelper::applyCombineShuffleConcat(MachineInstr &MI,
438438
LLT SrcTy = MRI.getType(Ops[0]);
439439
Register UndefReg = 0;
440440

441-
for (unsigned i = 0; i < Ops.size(); i++) {
442-
if (Ops[i] == 0) {
441+
for (Register &Reg : Ops) {
442+
if (Reg == 0) {
443443
if (UndefReg == 0)
444444
UndefReg = Builder.buildUndef(SrcTy).getReg(0);
445-
Ops[i] = UndefReg;
445+
Reg = UndefReg;
446446
}
447447
}
448448

llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp

Lines changed: 4 additions & 4 deletions
Original file line numberDiff line numberDiff line change
@@ -10238,8 +10238,8 @@ void SelectionDAGBuilder::emitInlineAsmError(const CallBase &Call,
1023810238
return;
1023910239

1024010240
SmallVector<SDValue, 1> Ops;
10241-
for (unsigned i = 0, e = ValueVTs.size(); i != e; ++i)
10242-
Ops.push_back(DAG.getUNDEF(ValueVTs[i]));
10241+
for (const EVT &VT : ValueVTs)
10242+
Ops.push_back(DAG.getUNDEF(VT));
1024310243

1024410244
setValue(&Call, DAG.getMergeValues(Ops, getCurSDLoc()));
1024510245
}
@@ -12516,12 +12516,12 @@ void SelectionDAGBuilder::visitCallBrLandingPad(const CallInst &I) {
1251612516

1251712517
// getRegistersForValue may produce 1 to many registers based on whether
1251812518
// the OpInfo.ConstraintVT is legal on the target or not.
12519-
for (size_t i = 0, e = OpInfo.AssignedRegs.Regs.size(); i != e; ++i) {
12519+
for (unsigned &Reg : OpInfo.AssignedRegs.Regs) {
1252012520
Register OriginalDef = FollowCopyChain(MRI, InitialDef++);
1252112521
if (Register::isPhysicalRegister(OriginalDef))
1252212522
FuncInfo.MBB->addLiveIn(OriginalDef);
1252312523
// Update the assigned registers to use the original defs.
12524-
OpInfo.AssignedRegs.Regs[i] = OriginalDef;
12524+
Reg = OriginalDef;
1252512525
}
1252612526

1252712527
SDValue V = OpInfo.AssignedRegs.getCopyFromRegs(

0 commit comments

Comments
 (0)