Skip to content

Commit 36ad072

Browse files
author
Aditi Medhane
authored
[AMDGPU] Autogenerate checks for phi-vgpr-input-moveimm.mir (#108372)
Update the MIR checks for phi-vgpr-input-moveimm testcase.
1 parent ebb979d commit 36ad072

File tree

1 file changed

+81
-8
lines changed

1 file changed

+81
-8
lines changed

‎llvm/test/CodeGen/AMDGPU/phi-vgpr-input-moveimm.mir

Lines changed: 81 additions & 8 deletions
Original file line numberDiff line numberDiff line change
@@ -1,12 +1,36 @@
1+
# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py UTC_ARGS: --version 5
12
# RUN: llc -mtriple=amdgcn -mcpu=gfx900 -verify-machineinstrs -run-pass=si-fix-sgpr-copies -o - %s | FileCheck -check-prefix=GCN %s
23
---
3-
# GCN-LABEL: name: phi_moveimm_input
4-
# GCN-NOT: %{{[0-9]+}}:vgpr_32 = PHI %{{[0-9]+}}, %bb.3, %{{[0-9]+}}, %bb.1
5-
# GCN: %{{[0-9]+}}:sreg_32 = PHI %{{[0-9]+}}, %bb.3, %{{[0-9]+}}, %bb.1
64

75
name: phi_moveimm_input
86
tracksRegLiveness: true
97
body: |
8+
; GCN-LABEL: name: phi_moveimm_input
9+
; GCN: bb.0:
10+
; GCN-NEXT: successors: %bb.1(0x80000000)
11+
; GCN-NEXT: liveins: $sgpr0, $sgpr1
12+
; GCN-NEXT: {{ $}}
13+
; GCN-NEXT: [[V_MOV_B32_e32_:%[0-9]+]]:vgpr_32 = V_MOV_B32_e32 0, implicit $exec
14+
; GCN-NEXT: [[COPY:%[0-9]+]]:sreg_32 = COPY $sgpr0
15+
; GCN-NEXT: [[COPY1:%[0-9]+]]:sreg_32 = COPY $sgpr1
16+
; GCN-NEXT: {{ $}}
17+
; GCN-NEXT: bb.1:
18+
; GCN-NEXT: successors: %bb.2(0x80000000)
19+
; GCN-NEXT: {{ $}}
20+
; GCN-NEXT: [[S_ADD_U32_:%[0-9]+]]:sreg_32 = S_ADD_U32 [[COPY]], [[COPY1]], implicit-def $scc
21+
; GCN-NEXT: S_BRANCH %bb.2
22+
; GCN-NEXT: {{ $}}
23+
; GCN-NEXT: bb.2:
24+
; GCN-NEXT: successors: %bb.3(0x80000000)
25+
; GCN-NEXT: {{ $}}
26+
; GCN-NEXT: [[PHI:%[0-9]+]]:sreg_32 = PHI %5, %bb.3, [[S_ADD_U32_]], %bb.1
27+
; GCN-NEXT: S_BRANCH %bb.3
28+
; GCN-NEXT: {{ $}}
29+
; GCN-NEXT: bb.3:
30+
; GCN-NEXT: successors: %bb.2(0x80000000)
31+
; GCN-NEXT: {{ $}}
32+
; GCN-NEXT: [[S_MOV_B32_:%[0-9]+]]:sreg_32 = S_MOV_B32 0
33+
; GCN-NEXT: S_BRANCH %bb.2
1034
bb.0:
1135
successors: %bb.1
1236
liveins: $sgpr0, $sgpr1
@@ -33,11 +57,35 @@ body: |
3357
...
3458

3559
---
36-
# GCN-LABEL: name: phi_moveimm_subreg_input
37-
# GCN: %{{[0-9]+}}:sreg_64 = PHI %{{[0-9]+}}, %bb.3, %{{[0-9]+}}, %bb.1
3860
name: phi_moveimm_subreg_input
3961
tracksRegLiveness: true
4062
body: |
63+
; GCN-LABEL: name: phi_moveimm_subreg_input
64+
; GCN: bb.0:
65+
; GCN-NEXT: successors: %bb.1(0x80000000)
66+
; GCN-NEXT: liveins: $sgpr0, $sgpr1
67+
; GCN-NEXT: {{ $}}
68+
; GCN-NEXT: [[V_MOV_B32_e32_:%[0-9]+]]:vgpr_32 = V_MOV_B32_e32 0, implicit $exec
69+
; GCN-NEXT: [[COPY:%[0-9]+]]:sreg_32 = COPY $sgpr0
70+
; GCN-NEXT: [[COPY1:%[0-9]+]]:sreg_32 = COPY $sgpr1
71+
; GCN-NEXT: {{ $}}
72+
; GCN-NEXT: bb.1:
73+
; GCN-NEXT: successors: %bb.2(0x80000000)
74+
; GCN-NEXT: {{ $}}
75+
; GCN-NEXT: undef [[S_ADD_U32_:%[0-9]+]].sub0:sreg_64 = S_ADD_U32 [[COPY]], [[COPY1]], implicit-def $scc
76+
; GCN-NEXT: S_BRANCH %bb.2
77+
; GCN-NEXT: {{ $}}
78+
; GCN-NEXT: bb.2:
79+
; GCN-NEXT: successors: %bb.3(0x80000000)
80+
; GCN-NEXT: {{ $}}
81+
; GCN-NEXT: [[PHI:%[0-9]+]]:sreg_64 = PHI %5, %bb.3, [[S_ADD_U32_]], %bb.1
82+
; GCN-NEXT: S_BRANCH %bb.3
83+
; GCN-NEXT: {{ $}}
84+
; GCN-NEXT: bb.3:
85+
; GCN-NEXT: successors: %bb.2(0x80000000)
86+
; GCN-NEXT: {{ $}}
87+
; GCN-NEXT: undef [[S_MOV_B32_:%[0-9]+]].sub0:sreg_64 = S_MOV_B32 0
88+
; GCN-NEXT: S_BRANCH %bb.2
4189
bb.0:
4290
successors: %bb.1
4391
liveins: $sgpr0, $sgpr1
@@ -65,12 +113,37 @@ body: |
65113

66114

67115
---
68-
# GCN-LABEL: name: phi_moveimm_bad_opcode_input
69-
# GCN-NOT: %{{[0-9]+}}:sreg_32 = PHI %{{[0-9]+}}, %bb.3, %{{[0-9]+}}, %bb.1
70-
# GCN: %{{[0-9]+}}:vgpr_32 = PHI %{{[0-9]+}}, %bb.3, %{{[0-9]+}}, %bb.1
71116
name: phi_moveimm_bad_opcode_input
72117
tracksRegLiveness: true
73118
body: |
119+
; GCN-LABEL: name: phi_moveimm_bad_opcode_input
120+
; GCN: bb.0:
121+
; GCN-NEXT: successors: %bb.1(0x80000000)
122+
; GCN-NEXT: liveins: $sgpr0, $sgpr1, $vgpr0
123+
; GCN-NEXT: {{ $}}
124+
; GCN-NEXT: [[COPY:%[0-9]+]]:vgpr_32 = COPY $vgpr0
125+
; GCN-NEXT: [[V_MOV_B32_sdwa:%[0-9]+]]:vgpr_32 = V_MOV_B32_sdwa 0, [[COPY]], 0, 5, 2, 4, implicit $exec, implicit [[COPY]](tied-def 0)
126+
; GCN-NEXT: [[COPY1:%[0-9]+]]:sreg_32 = COPY $sgpr0
127+
; GCN-NEXT: [[COPY2:%[0-9]+]]:sreg_32 = COPY $sgpr1
128+
; GCN-NEXT: {{ $}}
129+
; GCN-NEXT: bb.1:
130+
; GCN-NEXT: successors: %bb.2(0x80000000)
131+
; GCN-NEXT: {{ $}}
132+
; GCN-NEXT: [[S_ADD_U32_:%[0-9]+]]:sreg_32 = S_ADD_U32 [[COPY1]], [[COPY2]], implicit-def $scc
133+
; GCN-NEXT: [[COPY3:%[0-9]+]]:vgpr_32 = COPY [[S_ADD_U32_]], implicit $exec
134+
; GCN-NEXT: S_BRANCH %bb.2
135+
; GCN-NEXT: {{ $}}
136+
; GCN-NEXT: bb.2:
137+
; GCN-NEXT: successors: %bb.3(0x80000000)
138+
; GCN-NEXT: {{ $}}
139+
; GCN-NEXT: [[PHI:%[0-9]+]]:vgpr_32 = PHI [[V_MOV_B32_sdwa]], %bb.3, [[COPY3]], %bb.1
140+
; GCN-NEXT: S_BRANCH %bb.3
141+
; GCN-NEXT: {{ $}}
142+
; GCN-NEXT: bb.3:
143+
; GCN-NEXT: successors: %bb.2(0x80000000)
144+
; GCN-NEXT: {{ $}}
145+
; GCN-NEXT: [[DEF:%[0-9]+]]:sreg_32 = IMPLICIT_DEF
146+
; GCN-NEXT: S_BRANCH %bb.2
74147
bb.0:
75148
successors: %bb.1
76149
liveins: $sgpr0, $sgpr1, $vgpr0

0 commit comments

Comments
 (0)