@@ -10,7 +10,7 @@ define void @print_call_and_memory(i64 %n, ptr noalias %y, ptr noalias %x) nounw
10
10
; CHECK-LABEL: Checking a loop in 'print_call_and_memory'
11
11
; CHECK: VPlan 'Initial VPlan for VF={4},UF>=1' {
12
12
; CHECK-NEXT: Live-in vp<[[VFxUF:%.]]> = VF * UF
13
- ; CHECK-NEXT: Live-in vp<[[VEC_TC :%.+]]> = vector-trip-count
13
+ ; CHECK-NEXT: Live-in vp<[[VTC :%.+]]> = vector-trip-count
14
14
; CHECK-NEXT: Live-in ir<%n> = original trip-count
15
15
; CHECK-EMPTY:
16
16
; CHECK-NEXT: vector.ph:
@@ -28,13 +28,13 @@ define void @print_call_and_memory(i64 %n, ptr noalias %y, ptr noalias %x) nounw
28
28
; CHECK-NEXT: vp<[[VEC_PTR2:%.+]]> = vector-pointer ir<%arrayidx2>
29
29
; CHECK-NEXT: WIDEN store vp<[[VEC_PTR2]]>, ir<%call>
30
30
; CHECK-NEXT: EMIT vp<[[CAN_IV_NEXT]]> = add nuw vp<[[CAN_IV]]>, vp<[[VFxUF]]>
31
- ; CHECK-NEXT: EMIT branch-on-count vp<[[CAN_IV_NEXT]]>, vp<[[VEC_TC ]]>
31
+ ; CHECK-NEXT: EMIT branch-on-count vp<[[CAN_IV_NEXT]]>, vp<[[VTC ]]>
32
32
; CHECK-NEXT: No successors
33
33
; CHECK-NEXT: }
34
34
; CHECK-NEXT: Successor(s): middle.block
35
35
; CHECK-EMPTY:
36
36
; CHECK-NEXT: middle.block:
37
- ; CHECK-NEXT: EMIT vp<[[CMP:%.+]]> = icmp eq ir<%n>, vp<[[VEC_TC ]]>
37
+ ; CHECK-NEXT: EMIT vp<[[CMP:%.+]]> = icmp eq ir<%n>, vp<[[VTC ]]>
38
38
; CHECK-NEXT: EMIT branch-on-cond vp<[[CMP]]>
39
39
; CHECK-NEXT: Successor(s): ir-bb<for.end.loopexit>, scalar.ph
40
40
; CHECK-EMPTY:
@@ -68,7 +68,7 @@ define void @print_widen_gep_and_select(i64 %n, ptr noalias %y, ptr noalias %x,
68
68
; CHECK-LABEL: Checking a loop in 'print_widen_gep_and_select'
69
69
; CHECK: VPlan 'Initial VPlan for VF={4},UF>=1' {
70
70
; CHECK-NEXT: Live-in vp<[[VFxUF:%.]]> = VF * UF
71
- ; CHECK-NEXT: Live-in vp<[[VEC_TC :%.+]]> = vector-trip-count
71
+ ; CHECK-NEXT: Live-in vp<[[VTC :%.+]]> = vector-trip-count
72
72
; CHECK-NEXT: Live-in ir<%n> = original trip-count
73
73
; CHECK-EMPTY:
74
74
; CHECK-NEXT: vector.ph:
@@ -89,13 +89,13 @@ define void @print_widen_gep_and_select(i64 %n, ptr noalias %y, ptr noalias %x,
89
89
; CHECK-NEXT: vp<[[VEC_PTR2:%.+]]> = vector-pointer ir<%arrayidx2>
90
90
; CHECK-NEXT: WIDEN store vp<[[VEC_PTR2]]>, ir<%add>
91
91
; CHECK-NEXT: EMIT vp<[[CAN_IV_NEXT]]> = add nuw vp<[[CAN_IV]]>, vp<[[VFxUF]]>
92
- ; CHECK-NEXT: EMIT branch-on-count vp<[[CAN_IV_NEXT]]>, vp<[[VEC_TC ]]>
92
+ ; CHECK-NEXT: EMIT branch-on-count vp<[[CAN_IV_NEXT]]>, vp<[[VTC ]]>
93
93
; CHECK-NEXT: No successors
94
94
; CHECK-NEXT: }
95
95
; CHECK-NEXT: Successor(s): middle.block
96
96
; CHECK-EMPTY:
97
97
; CHECK-NEXT: middle.block:
98
- ; CHECK-NEXT: EMIT vp<[[CMP:%.+]]> = icmp eq ir<%n>, vp<[[VEC_TC ]]>
98
+ ; CHECK-NEXT: EMIT vp<[[CMP:%.+]]> = icmp eq ir<%n>, vp<[[VTC ]]>
99
99
; CHECK-NEXT: EMIT branch-on-cond vp<[[CMP]]>
100
100
; CHECK-NEXT: Successor(s): ir-bb<for.end.loopexit>, scalar.ph
101
101
; CHECK-EMPTY:
@@ -131,7 +131,7 @@ define float @print_reduction(i64 %n, ptr noalias %y) {
131
131
; CHECK-LABEL: Checking a loop in 'print_reduction'
132
132
; CHECK: VPlan 'Initial VPlan for VF={4},UF>=1' {
133
133
; CHECK-NEXT: Live-in vp<[[VFxUF:%.]]> = VF * UF
134
- ; CHECK-NEXT: Live-in vp<[[VEC_TC :%.+]]> = vector-trip-count
134
+ ; CHECK-NEXT: Live-in vp<[[VTC :%.+]]> = vector-trip-count
135
135
; CHECK-NEXT: Live-in ir<%n> = original trip-count
136
136
; CHECK-EMPTY:
137
137
; CHECK-NEXT: vector.ph:
@@ -147,15 +147,15 @@ define float @print_reduction(i64 %n, ptr noalias %y) {
147
147
; CHECK-NEXT: WIDEN ir<%lv> = load vp<[[VEC_PTR]]>
148
148
; CHECK-NEXT: REDUCE ir<%red.next> = ir<%red> + fast reduce.fadd (ir<%lv>)
149
149
; CHECK-NEXT: EMIT vp<[[CAN_IV_NEXT]]> = add nuw vp<[[CAN_IV]]>, vp<[[VFxUF]]>
150
- ; CHECK-NEXT: EMIT branch-on-count vp<[[CAN_IV_NEXT]]>, vp<[[VEC_TC ]]>
150
+ ; CHECK-NEXT: EMIT branch-on-count vp<[[CAN_IV_NEXT]]>, vp<[[VTC ]]>
151
151
; CHECK-NEXT: No successors
152
152
; CHECK-NEXT: }
153
153
; CHECK-NEXT: Successor(s): middle.block
154
154
; CHECK-EMPTY:
155
155
; CHECK-NEXT: middle.block:
156
156
; CHECK-NEXT: EMIT vp<[[RED_RES:%.+]]> = compute-reduction-result ir<%red>, ir<%red.next>
157
157
; CHECK-NEXT: EMIT vp<[[RED_EX:%.+]]> = extract-from-end vp<[[RED_RES]]>, ir<1>
158
- ; CHECK-NEXT: EMIT vp<[[CMP:%.+]]> = icmp eq ir<%n>, vp<[[VEC_TC ]]>
158
+ ; CHECK-NEXT: EMIT vp<[[CMP:%.+]]> = icmp eq ir<%n>, vp<[[VTC ]]>
159
159
; CHECK-NEXT: EMIT branch-on-cond vp<[[CMP]]>
160
160
; CHECK-NEXT: Successor(s): ir-bb<for.end>, scalar.ph
161
161
; CHECK-EMPTY:
@@ -189,7 +189,7 @@ define void @print_reduction_with_invariant_store(i64 %n, ptr noalias %y, ptr no
189
189
; CHECK-LABEL: Checking a loop in 'print_reduction_with_invariant_store'
190
190
; CHECK: VPlan 'Initial VPlan for VF={4},UF>=1' {
191
191
; CHECK-NEXT: Live-in vp<[[VFxUF:%.]]> = VF * UF
192
- ; CHECK-NEXT: Live-in vp<[[VEC_TC :%.+]]> = vector-trip-count
192
+ ; CHECK-NEXT: Live-in vp<[[VTC :%.+]]> = vector-trip-count
193
193
; CHECK-NEXT: Live-in ir<%n> = original trip-count
194
194
; CHECK-EMPTY:
195
195
; CHECK-NEXT: vector.ph:
@@ -205,14 +205,14 @@ define void @print_reduction_with_invariant_store(i64 %n, ptr noalias %y, ptr no
205
205
; CHECK-NEXT: WIDEN ir<%lv> = load vp<[[VEC_PTR]]>
206
206
; CHECK-NEXT: REDUCE ir<%red.next> = ir<%red> + fast reduce.fadd (ir<%lv>) (with final reduction value stored in invariant address sank outside of loop)
207
207
; CHECK-NEXT: EMIT vp<[[CAN_IV_NEXT]]> = add nuw vp<[[CAN_IV]]>, vp<[[VFxUF]]>
208
- ; CHECK-NEXT: EMIT branch-on-count vp<[[CAN_IV_NEXT]]>, vp<[[VEC_TC ]]>
208
+ ; CHECK-NEXT: EMIT branch-on-count vp<[[CAN_IV_NEXT]]>, vp<[[VTC ]]>
209
209
; CHECK-NEXT: No successors
210
210
; CHECK-NEXT: }
211
211
; CHECK-NEXT: Successor(s): middle.block
212
212
; CHECK-EMPTY:
213
213
; CHECK-NEXT: middle.block:
214
214
; CHECK-NEXT: EMIT vp<[[RED_RES:.+]]> = compute-reduction-result ir<%red>, ir<%red.next>
215
- ; CHECK-NEXT: EMIT vp<[[CMP:%.+]]> = icmp eq ir<%n>, vp<[[VEC_TC ]]>
215
+ ; CHECK-NEXT: EMIT vp<[[CMP:%.+]]> = icmp eq ir<%n>, vp<[[VTC ]]>
216
216
; CHECK-NEXT: EMIT branch-on-cond vp<[[CMP]]>
217
217
; CHECK-NEXT: Successor(s): ir-bb<for.end>, scalar.ph
218
218
; CHECK-EMPTY:
@@ -245,7 +245,7 @@ define void @print_replicate_predicated_phi(i64 %n, ptr %x) {
245
245
; CHECK-LABEL: Checking a loop in 'print_replicate_predicated_phi'
246
246
; CHECK: VPlan 'Initial VPlan for VF={4},UF>=1' {
247
247
; CHECK-NEXT: Live-in vp<[[VFxUF:%.]]> = VF * UF
248
- ; CHECK-NEXT: Live-in vp<[[VEC_TC :%.+]]> = vector-trip-count
248
+ ; CHECK-NEXT: Live-in vp<[[VTC :%.+]]> = vector-trip-count
249
249
; CHECK-NEXT: vp<[[TC:%.+]]> = original trip-count
250
250
; CHECK-EMPTY:
251
251
; CHECK-NEXT: ir-bb<entry>:
@@ -284,13 +284,13 @@ define void @print_replicate_predicated_phi(i64 %n, ptr %x) {
284
284
; CHECK-NEXT: vp<[[VEC_PTR:%.+]]> = vector-pointer ir<%idx>
285
285
; CHECK-NEXT: WIDEN store vp<[[VEC_PTR]]>, ir<%d>
286
286
; CHECK-NEXT: EMIT vp<[[CAN_IV_NEXT]]> = add nuw vp<[[CAN_IV]]>, vp<[[VFxUF]]>
287
- ; CHECK-NEXT: EMIT branch-on-count vp<[[CAN_IV_NEXT]]>, vp<[[VEC_TC ]]>
287
+ ; CHECK-NEXT: EMIT branch-on-count vp<[[CAN_IV_NEXT]]>, vp<[[VTC ]]>
288
288
; CHECK-NEXT: No successors
289
289
; CHECK-NEXT: }
290
290
; CHECK-NEXT: Successor(s): middle.block
291
291
; CHECK-EMPTY:
292
292
; CHECK-NEXT: middle.block:
293
- ; CHECK-NEXT: EMIT vp<[[CMP:%.+]]> = icmp eq vp<[[TC]]>, vp<[[VEC_TC ]]>
293
+ ; CHECK-NEXT: EMIT vp<[[CMP:%.+]]> = icmp eq vp<[[TC]]>, vp<[[VTC ]]>
294
294
; CHECK-NEXT: EMIT branch-on-cond vp<[[CMP]]>
295
295
; CHECK-NEXT: Successor(s): ir-bb<for.end>, scalar.ph
296
296
; CHECK-EMPTY:
@@ -332,7 +332,7 @@ define void @print_interleave_groups(i32 %C, i32 %D) {
332
332
; CHECK-LABEL: Checking a loop in 'print_interleave_groups'
333
333
; CHECK: VPlan 'Initial VPlan for VF={4},UF>=1' {
334
334
; CHECK-NEXT: Live-in vp<[[VFxUF:%.]]> = VF * UF
335
- ; CHECK-NEXT: Live-in vp<[[VEC_TC :%.+]]> = vector-trip-count
335
+ ; CHECK-NEXT: Live-in vp<[[VTC :%.+]]> = vector-trip-count
336
336
; CHECK-NEXT: Live-in ir<256> = original trip-count
337
337
; CHECK-EMPTY:
338
338
; CHECK-NEXT: vector.ph:
@@ -357,13 +357,13 @@ define void @print_interleave_groups(i32 %C, i32 %D) {
357
357
; CHECK-NEXT: store ir<2> to index 2
358
358
; CHECK-NEXT: store ir<%AB.3> to index 3
359
359
; CHECK-NEXT: EMIT vp<[[CAN_IV_NEXT]]> = add nuw vp<[[CAN_IV]]>, vp<[[VFxUF]]>
360
- ; CHECK-NEXT: EMIT branch-on-count vp<[[CAN_IV_NEXT]]>, vp<[[VEC_TC ]]>
360
+ ; CHECK-NEXT: EMIT branch-on-count vp<[[CAN_IV_NEXT]]>, vp<[[VTC ]]>
361
361
; CHECK-NEXT: No successors
362
362
; CHECK-NEXT: }
363
363
; CHECK-NEXT: Successor(s): middle.block
364
364
; CHECK-EMPTY:
365
365
; CHECK-NEXT: middle.block:
366
- ; CHECK-NEXT: EMIT vp<[[CMP:%.+]]> = icmp eq ir<256>, vp<[[VEC_TC ]]>
366
+ ; CHECK-NEXT: EMIT vp<[[CMP:%.+]]> = icmp eq ir<256>, vp<[[VTC ]]>
367
367
; CHECK-NEXT: EMIT branch-on-cond vp<[[CMP]]>
368
368
; CHECK-NEXT: Successor(s): ir-bb<for.end>, scalar.ph
369
369
; CHECK-EMPTY:
@@ -409,7 +409,7 @@ define float @print_fmuladd_strict(ptr %a, ptr %b, i64 %n) {
409
409
; CHECK-LABEL: Checking a loop in 'print_fmuladd_strict'
410
410
; CHECK: VPlan 'Initial VPlan for VF={4},UF>=1' {
411
411
; CHECK-NEXT: Live-in vp<[[VFxUF:%.]]> = VF * UF
412
- ; CHECK-NEXT: Live-in vp<[[VEC_TC :%.+]]> = vector-trip-count
412
+ ; CHECK-NEXT: Live-in vp<[[VTC :%.+]]> = vector-trip-count
413
413
; CHECK-NEXT: Live-in ir<%n> = original trip-count
414
414
; CHECK-EMPTY:
415
415
; CHECK-NEXT: vector.ph:
@@ -429,15 +429,15 @@ define float @print_fmuladd_strict(ptr %a, ptr %b, i64 %n) {
429
429
; CHECK-NEXT: EMIT vp<[[FMUL:%.+]]> = fmul nnan ninf nsz ir<%l.a>, ir<%l.b>
430
430
; CHECK-NEXT: REDUCE ir<[[MULADD:%.+]]> = ir<%sum.07> + nnan ninf nsz reduce.fadd (vp<[[FMUL]]>)
431
431
; CHECK-NEXT: EMIT vp<[[CAN_IV_NEXT]]> = add nuw vp<[[CAN_IV]]>, vp<[[VFxUF]]>
432
- ; CHECK-NEXT: EMIT branch-on-count vp<[[CAN_IV_NEXT]]>, vp<[[VEC_TC ]]>
432
+ ; CHECK-NEXT: EMIT branch-on-count vp<[[CAN_IV_NEXT]]>, vp<[[VTC ]]>
433
433
; CHECK-NEXT: No successors
434
434
; CHECK-NEXT: }
435
435
; CHECK-NEXT: Successor(s): middle.block
436
436
; CHECK-EMPTY:
437
437
; CHECK-NEXT: middle.block:
438
438
; CHECK-NEXT: EMIT vp<[[RED_RES:%.+]]> = compute-reduction-result ir<%sum.07>, ir<[[MULADD]]>
439
439
; CHECK-NEXT: EMIT vp<[[RED_EX:%.+]]> = extract-from-end vp<[[RED_RES]]>, ir<1>
440
- ; CHECK-NEXT: EMIT vp<[[CMP:%.+]]> = icmp eq ir<%n>, vp<[[VEC_TC ]]>
440
+ ; CHECK-NEXT: EMIT vp<[[CMP:%.+]]> = icmp eq ir<%n>, vp<[[VTC ]]>
441
441
; CHECK-NEXT: EMIT branch-on-cond vp<[[CMP]]>
442
442
; CHECK-NEXT: Successor(s): ir-bb<for.end>, scalar.ph
443
443
; CHECK-EMPTY:
@@ -473,7 +473,7 @@ define void @debug_loc_vpinstruction(ptr nocapture %asd, ptr nocapture %bsd) !db
473
473
; CHECK-LABEL: Checking a loop in 'debug_loc_vpinstruction'
474
474
; CHECK: VPlan 'Initial VPlan for VF={4},UF>=1' {
475
475
; CHECK-NEXT: Live-in vp<[[VFxUF:%.]]> = VF * UF
476
- ; CHECK-NEXT: Live-in vp<[[VEC_TC :%.+]]> = vector-trip-count
476
+ ; CHECK-NEXT: Live-in vp<[[VTC :%.+]]> = vector-trip-count
477
477
; CHECK-NEXT: Live-in ir<128> = original trip-count
478
478
; CHECK-EMPTY:
479
479
; CHECK-NEXT: vector.ph:
@@ -516,13 +516,13 @@ define void @debug_loc_vpinstruction(ptr nocapture %asd, ptr nocapture %bsd) !db
516
516
; CHECK-NEXT: vp<[[VEC_PTR2:%.+]]> = vector-pointer ir<%isd>
517
517
; CHECK-NEXT: WIDEN store vp<[[VEC_PTR2]]>, ir<%ysd.0>
518
518
; CHECK-NEXT: EMIT vp<[[CAN_IV_NEXT]]> = add nuw vp<[[CAN_IV]]>, vp<[[VFxUF]]>
519
- ; CHECK-NEXT: EMIT branch-on-count vp<[[CAN_IV_NEXT]]>, vp<[[VEC_TC ]]>
519
+ ; CHECK-NEXT: EMIT branch-on-count vp<[[CAN_IV_NEXT]]>, vp<[[VTC ]]>
520
520
; CHECK-NEXT: No successors
521
521
; CHECK-NEXT:}
522
522
; CHECK-NEXT: Successor(s): middle.block
523
523
; CHECK-EMPTY:
524
524
; CHECK-NEXT: middle.block:
525
- ; CHECK-NEXT: EMIT vp<[[CMP:%.+]]> = icmp eq ir<128>, vp<[[VEC_TC ]]>
525
+ ; CHECK-NEXT: EMIT vp<[[CMP:%.+]]> = icmp eq ir<128>, vp<[[VTC ]]>
526
526
; CHECK-NEXT: EMIT branch-on-cond vp<[[CMP]]>
527
527
; CHECK-NEXT: Successor(s): ir-bb<exit>, scalar.ph
528
528
; CHECK-EMPTY:
@@ -599,7 +599,7 @@ define void @print_expand_scev(i64 %y, ptr %ptr) {
599
599
; CHECK-NEXT: Successor(s): middle.block
600
600
; CHECK-EMPTY:
601
601
; CHECK-NEXT: middle.block:
602
- ; CHECK-NEXT: EMIT vp<[[CMP:%.+]]> = icmp eq vp<[[TC]]>, vp<[[VEC_TC ]]>
602
+ ; CHECK-NEXT: EMIT vp<[[CMP:%.+]]> = icmp eq vp<[[TC]]>, vp<[[VTC ]]>
603
603
; CHECK-NEXT: EMIT branch-on-cond vp<[[CMP]]>
604
604
; CHECK-NEXT: Successor(s): ir-bb<loop.exit>, scalar.ph
605
605
; CHECK-EMPTY:
@@ -634,7 +634,7 @@ define i32 @print_exit_value(ptr %ptr, i32 %off) {
634
634
; CHECK-LABEL: Checking a loop in 'print_exit_value'
635
635
; CHECK: VPlan 'Initial VPlan for VF={4},UF>=1' {
636
636
; CHECK-NEXT: Live-in vp<[[VFxUF:%.]]> = VF * UF
637
- ; CHECK-NEXT: Live-in vp<[[VEC_TC :%.+]]> = vector-trip-count
637
+ ; CHECK-NEXT: Live-in vp<[[VTC :%.+]]> = vector-trip-count
638
638
; CHECK-NEXT: Live-in ir<1000> = original trip-count
639
639
; CHECK-EMPTY:
640
640
; CHECK-NEXT: vector.ph:
@@ -650,14 +650,14 @@ define i32 @print_exit_value(ptr %ptr, i32 %off) {
650
650
; CHECK-NEXT: vp<[[VEC_PTR:%.+]]> = vector-pointer ir<%gep>
651
651
; CHECK-NEXT: WIDEN store vp<[[VEC_PTR]]>, ir<0>
652
652
; CHECK-NEXT: EMIT vp<[[CAN_IV_NEXT]]> = add nuw vp<[[CAN_IV]]>, vp<[[VFxUF]]>
653
- ; CHECK-NEXT: EMIT branch-on-count vp<[[CAN_IV_NEXT]]>, vp<[[VEC_TC ]]>
653
+ ; CHECK-NEXT: EMIT branch-on-count vp<[[CAN_IV_NEXT]]>, vp<[[VTC ]]>
654
654
; CHECK-NEXT: No successors
655
655
; CHECK-NEXT: }
656
656
; CHECK-NEXT: Successor(s): middle.block
657
657
; CHECK-EMPTY:
658
658
; CHECK-NEXT: middle.block:
659
659
; CHECK-NEXT: EMIT vp<[[EXIT:%.+]]> = extract-from-end ir<%add>, ir<1>
660
- ; CHECK-NEXT: EMIT vp<[[CMP:%.+]]> = icmp eq ir<1000>, vp<[[VEC_TC ]]>
660
+ ; CHECK-NEXT: EMIT vp<[[CMP:%.+]]> = icmp eq ir<1000>, vp<[[VTC ]]>
661
661
; CHECK-NEXT: EMIT branch-on-cond vp<[[CMP]]>
662
662
; CHECK-NEXT: Successor(s): ir-bb<exit>, scalar.ph
663
663
; CHECK-EMPTY:
@@ -691,7 +691,7 @@ define void @print_fast_math_flags(i64 %n, ptr noalias %y, ptr noalias %x, ptr %
691
691
; CHECK-LABEL: Checking a loop in 'print_fast_math_flags'
692
692
; CHECK: VPlan 'Initial VPlan for VF={4},UF>=1' {
693
693
; CHECK-NEXT: Live-in vp<[[VFxUF:%.]]> = VF * UF
694
- ; CHECK-NEXT: Live-in vp<[[VEC_TC :%.+]]> = vector-trip-count
694
+ ; CHECK-NEXT: Live-in vp<[[VTC :%.+]]> = vector-trip-count
695
695
; CHECK-NEXT: Live-in ir<%n> = original trip-count
696
696
; CHECK-EMPTY:
697
697
; CHECK-NEXT: vector.ph:
@@ -711,13 +711,13 @@ define void @print_fast_math_flags(i64 %n, ptr noalias %y, ptr noalias %x, ptr %
711
711
; CHECK-NEXT: vp<[[VEC_PTR:%.+]]> = vector-pointer ir<%gep.x>
712
712
; CHECK-NEXT: WIDEN store vp<[[VEC_PTR]]>, ir<%div>
713
713
; CHECK-NEXT: EMIT vp<[[CAN_IV_NEXT]]> = add nuw vp<[[CAN_IV]]>, vp<[[VFxUF]]>
714
- ; CHECK-NEXT: EMIT branch-on-count vp<[[CAN_IV_NEXT]]>, vp<[[VEC_TC ]]>
714
+ ; CHECK-NEXT: EMIT branch-on-count vp<[[CAN_IV_NEXT]]>, vp<[[VTC ]]>
715
715
; CHECK-NEXT: No successors
716
716
; CHECK-NEXT: }
717
717
; CHECK-NEXT: Successor(s): middle.block
718
718
; CHECK-EMPTY:
719
719
; CHECK-NEXT: middle.block:
720
- ; CHECK-NEXT: EMIT vp<[[CMP:%.+]]> = icmp eq ir<%n>, vp<[[VEC_TC ]]>
720
+ ; CHECK-NEXT: EMIT vp<[[CMP:%.+]]> = icmp eq ir<%n>, vp<[[VTC ]]>
721
721
; CHECK-NEXT: EMIT branch-on-cond vp<[[CMP]]>
722
722
; CHECK-NEXT: Successor(s): ir-bb<exit>, scalar.ph
723
723
; CHECK-EMPTY:
@@ -752,7 +752,7 @@ define void @print_exact_flags(i64 %n, ptr noalias %x) {
752
752
; CHECK-LABEL: Checking a loop in 'print_exact_flags'
753
753
; CHECK: VPlan 'Initial VPlan for VF={4},UF>=1' {
754
754
; CHECK-NEXT: Live-in vp<[[VFxUF:%.]]> = VF * UF
755
- ; CHECK-NEXT: Live-in vp<[[VEC_TC :%.+]]> = vector-trip-count
755
+ ; CHECK-NEXT: Live-in vp<[[VTC :%.+]]> = vector-trip-count
756
756
; CHECK-NEXT: Live-in ir<%n> = original trip-count
757
757
; CHECK-EMPTY:
758
758
; CHECK-NEXT: vector.ph:
@@ -771,13 +771,13 @@ define void @print_exact_flags(i64 %n, ptr noalias %x) {
771
771
; CHECK-NEXT: vp<[[VEC_PTR2:%.+]]> = vector-pointer ir<%gep.x>
772
772
; CHECK-NEXT: WIDEN store vp<[[VEC_PTR2]]>, ir<%add>
773
773
; CHECK-NEXT: EMIT vp<[[CAN_IV_NEXT]]> = add nuw vp<[[CAN_IV]]>, vp<[[VFxUF]]>
774
- ; CHECK-NEXT: EMIT branch-on-count vp<[[CAN_IV_NEXT]]>, vp<[[VEC_TC ]]>
774
+ ; CHECK-NEXT: EMIT branch-on-count vp<[[CAN_IV_NEXT]]>, vp<[[VTC ]]>
775
775
; CHECK-NEXT: No successors
776
776
; CHECK-NEXT: }
777
777
; CHECK-NEXT: Successor(s): middle.block
778
778
; CHECK-EMPTY:
779
779
; CHECK-NEXT: middle.block:
780
- ; CHECK-NEXT: EMIT vp<[[CMP:%.+]]> = icmp eq ir<%n>, vp<[[VEC_TC ]]>
780
+ ; CHECK-NEXT: EMIT vp<[[CMP:%.+]]> = icmp eq ir<%n>, vp<[[VTC ]]>
781
781
; CHECK-NEXT: EMIT branch-on-cond vp<[[CMP]]>
782
782
; CHECK-NEXT: Successor(s): ir-bb<exit>, scalar.ph
783
783
; CHECK-EMPTY:
@@ -811,7 +811,7 @@ define void @print_call_flags(ptr readonly %src, ptr noalias %dest, i64 %n) {
811
811
; CHECK-LABEL: Checking a loop in 'print_call_flags'
812
812
; CHECK: VPlan 'Initial VPlan for VF={4},UF>=1' {
813
813
; CHECK-NEXT: Live-in vp<[[VFxUF:%.]]> = VF * UF
814
- ; CHECK-NEXT: Live-in vp<[[VEC_TC :%.+]]> = vector-trip-count
814
+ ; CHECK-NEXT: Live-in vp<[[VTC :%.+]]> = vector-trip-count
815
815
; CHECK-NEXT: Live-in ir<%n> = original trip-count
816
816
; CHECK-EMPTY:
817
817
; CHECK-NEXT: vector.ph:
@@ -851,13 +851,13 @@ define void @print_call_flags(ptr readonly %src, ptr noalias %dest, i64 %n) {
851
851
; CHECK-NEXT: vp<[[VEC_PTR2:%.+]]> = vector-pointer ir<%st.addr>
852
852
; CHECK-NEXT: WIDEN store vp<[[VEC_PTR2]]>, ir<%st.value>
853
853
; CHECK-NEXT: EMIT vp<[[CAN_IV_NEXT]]> = add nuw vp<[[CAN_IV]]>, vp<[[VFxUF]]>
854
- ; CHECK-NEXT: EMIT branch-on-count vp<[[CAN_IV_NEXT]]>, vp<[[VEC_TC ]]>
854
+ ; CHECK-NEXT: EMIT branch-on-count vp<[[CAN_IV_NEXT]]>, vp<[[VTC ]]>
855
855
; CHECK-NEXT: No successors
856
856
; CHECK-NEXT: }
857
857
; CHECK-NEXT: Successor(s): middle.block
858
858
; CHECK-EMPTY:
859
859
; CHECK-NEXT: middle.block:
860
- ; CHECK-NEXT: EMIT vp<[[CMP:%.+]]> = icmp eq ir<%n>, vp<[[VEC_TC ]]>
860
+ ; CHECK-NEXT: EMIT vp<[[CMP:%.+]]> = icmp eq ir<%n>, vp<[[VTC ]]>
861
861
; CHECK-NEXT: EMIT branch-on-cond vp<[[CMP]]>
862
862
; CHECK-NEXT: Successor(s): ir-bb<end>, scalar.ph
863
863
; CHECK-EMPTY:
@@ -901,7 +901,7 @@ define void @print_disjoint_flags(i64 %n, ptr noalias %x) {
901
901
; CHECK-LABEL: Checking a loop in 'print_disjoint_flags'
902
902
; CHECK: VPlan 'Initial VPlan for VF={4},UF>=1' {
903
903
; CHECK-NEXT: Live-in vp<[[VFxUF:%.]]> = VF * UF
904
- ; CHECK-NEXT: Live-in vp<[[VEC_TC :%.+]]> = vector-trip-count
904
+ ; CHECK-NEXT: Live-in vp<[[VTC :%.+]]> = vector-trip-count
905
905
; CHECK-NEXT: Live-in ir<%n> = original trip-count
906
906
; CHECK-EMPTY:
907
907
; CHECK-NEXT: vector.ph:
@@ -920,13 +920,13 @@ define void @print_disjoint_flags(i64 %n, ptr noalias %x) {
920
920
; CHECK-NEXT: vp<[[VEC_PTR:%.+]]> = vector-pointer ir<%gep.x>
921
921
; CHECK-NEXT: WIDEN store vp<[[VEC_PTR]]>, ir<%add>
922
922
; CHECK-NEXT: EMIT vp<[[CAN_IV_NEXT]]> = add nuw vp<[[CAN_IV]]>, vp<[[VFxUF]]>
923
- ; CHECK-NEXT: EMIT branch-on-count vp<[[CAN_IV_NEXT]]>, vp<[[VEC_TC ]]>
923
+ ; CHECK-NEXT: EMIT branch-on-count vp<[[CAN_IV_NEXT]]>, vp<[[VTC ]]>
924
924
; CHECK-NEXT: No successors
925
925
; CHECK-NEXT: }
926
926
; CHECK-NEXT: Successor(s): middle.block
927
927
; CHECK-EMPTY:
928
928
; CHECK-NEXT: middle.block:
929
- ; CHECK-NEXT: EMIT vp<[[CMP:%.+]]> = icmp eq ir<%n>, vp<[[VEC_TC ]]>
929
+ ; CHECK-NEXT: EMIT vp<[[CMP:%.+]]> = icmp eq ir<%n>, vp<[[VTC ]]>
930
930
; CHECK-NEXT: EMIT branch-on-cond vp<[[CMP]]>
931
931
; CHECK-NEXT: Successor(s): ir-bb<exit>, scalar.ph
932
932
; CHECK-EMPTY:
@@ -960,7 +960,7 @@ define void @zext_nneg(ptr noalias %p, ptr noalias %p1) {
960
960
; CHECK-LABEL: LV: Checking a loop in 'zext_nneg'
961
961
; CHECK: VPlan 'Initial VPlan for VF={4},UF>=1' {
962
962
; CHECK-NEXT: Live-in vp<[[VFxUF:%.]]> = VF * UF
963
- ; CHECK-NEXT: Live-in vp<[[VEC_TC :%.+]]> = vector-trip-count
963
+ ; CHECK-NEXT: Live-in vp<[[VTC :%.+]]> = vector-trip-count
964
964
; CHECK-NEXT: Live-in ir<1000> = original trip-count
965
965
; CHECK-EMPTY:
966
966
; CHECK-NEXT: vector.ph:
@@ -976,7 +976,7 @@ define void @zext_nneg(ptr noalias %p, ptr noalias %p1) {
976
976
; CHECK-NEXT: WIDEN-CAST ir<%zext> = zext nneg ir<%l>
977
977
; CHECK-NEXT: REPLICATE store ir<%zext>, ir<%p1>
978
978
; CHECK-NEXT: EMIT vp<[[CAN_IV_NEXT]]> = add nuw vp<[[CAN_IV]]>
979
- ; CHECK-NEXT: EMIT branch-on-count vp<[[CAN_IV_NEXT]]>, vp<[[VEC_TC ]]>
979
+ ; CHECK-NEXT: EMIT branch-on-count vp<[[CAN_IV_NEXT]]>, vp<[[VTC ]]>
980
980
; CHECK-NEXT: No successors
981
981
; CHECK-NEXT: }
982
982
;
@@ -1028,7 +1028,7 @@ define i16 @print_first_order_recurrence_and_result(ptr %ptr) {
1028
1028
; CHECK-NEXT: middle.block:
1029
1029
; CHECK-NEXT: EMIT vp<[[RESUME_1:%.+]]> = extract-from-end ir<%for.1.next>, ir<1>
1030
1030
; CHECK-NEXT: EMIT vp<[[FOR_RESULT:%.+]]> = extract-from-end ir<%for.1.next>, ir<2>
1031
- ; CHECK-NEXT: EMIT vp<[[CMP:%.+]]> = icmp eq ir<1000>, vp<[[VEC_TC ]]>
1031
+ ; CHECK-NEXT: EMIT vp<[[CMP:%.+]]> = icmp eq ir<1000>, vp<[[VTC ]]>
1032
1032
; CHECK-NEXT: EMIT branch-on-cond vp<[[CMP]]>
1033
1033
; CHECK-NEXT: Successor(s): ir-bb<exit>, scalar.ph
1034
1034
; CHECK-EMPTY:
0 commit comments