@@ -150,26 +150,3 @@ define <vscale x 4 x i32> @dont_optimize_tied_def(<vscale x 4 x i32> %a, <vscale
150
150
ret <vscale x 4 x i32 > %2
151
151
}
152
152
153
- define <vscale x 4 x i32 > @same_vl_imm (<vscale x 4 x i32 > %passthru , <vscale x 4 x i32 > %a , <vscale x 4 x i32 > %b ) {
154
- ; CHECK-LABEL: same_vl_imm:
155
- ; CHECK: # %bb.0:
156
- ; CHECK-NEXT: vsetivli zero, 4, e32, m2, ta, ma
157
- ; CHECK-NEXT: vadd.vv v8, v10, v12
158
- ; CHECK-NEXT: vadd.vv v8, v8, v10
159
- ; CHECK-NEXT: ret
160
- %v = call <vscale x 4 x i32 > @llvm.riscv.vadd.nxv4i32.nxv4i32 (<vscale x 4 x i32 > poison, <vscale x 4 x i32 > %a , <vscale x 4 x i32 > %b , iXLen 4 )
161
- %w = call <vscale x 4 x i32 > @llvm.riscv.vadd.nxv4i32.nxv4i32 (<vscale x 4 x i32 > poison, <vscale x 4 x i32 > %v , <vscale x 4 x i32 > %a , iXLen 4 )
162
- ret <vscale x 4 x i32 > %w
163
- }
164
-
165
- define <vscale x 4 x i32 > @same_vl_reg (<vscale x 4 x i32 > %passthru , <vscale x 4 x i32 > %a , <vscale x 4 x i32 > %b , iXLen %vl ) {
166
- ; CHECK-LABEL: same_vl_reg:
167
- ; CHECK: # %bb.0:
168
- ; CHECK-NEXT: vsetvli zero, a0, e32, m2, ta, ma
169
- ; CHECK-NEXT: vadd.vv v8, v10, v12
170
- ; CHECK-NEXT: vadd.vv v8, v8, v10
171
- ; CHECK-NEXT: ret
172
- %v = call <vscale x 4 x i32 > @llvm.riscv.vadd.nxv4i32.nxv4i32 (<vscale x 4 x i32 > poison, <vscale x 4 x i32 > %a , <vscale x 4 x i32 > %b , iXLen %vl )
173
- %w = call <vscale x 4 x i32 > @llvm.riscv.vadd.nxv4i32.nxv4i32 (<vscale x 4 x i32 > poison, <vscale x 4 x i32 > %v , <vscale x 4 x i32 > %a , iXLen %vl )
174
- ret <vscale x 4 x i32 > %w
175
- }
0 commit comments