Skip to content

Commit 2505546

Browse files
authored
[compiler-rt][RISCV][NFC] Update code_model with latest spec (#106498)
The spec could be found here riscv-non-isa/riscv-c-api-doc#74 This patch updates the following symbol: ``` mVendorID -> mvendorid mArchID -> marchid mImplID -> mimpid ```
1 parent c28b84e commit 2505546

File tree

1 file changed

+6
-6
lines changed
  • compiler-rt/lib/builtins/cpu_model

1 file changed

+6
-6
lines changed

compiler-rt/lib/builtins/cpu_model/riscv.c

Lines changed: 6 additions & 6 deletions
Original file line numberDiff line numberDiff line change
@@ -21,9 +21,9 @@ struct {
2121
} __riscv_vendor_feature_bits __attribute__((visibility("hidden"), nocommon));
2222

2323
struct {
24-
unsigned mVendorID;
25-
unsigned mArchID;
26-
unsigned mImplID;
24+
unsigned mvendorid;
25+
unsigned marchid;
26+
unsigned mimpid;
2727
} __riscv_cpu_model __attribute__((visibility("hidden"), nocommon));
2828

2929
// NOTE: Should sync-up with RISCVFeatures.td
@@ -250,9 +250,9 @@ static void initRISCVFeature(struct riscv_hwprobe Hwprobes[]) {
250250
// This unsets all extension bitmask bits.
251251

252252
// Init VendorID, ArchID, ImplID
253-
__riscv_cpu_model.mVendorID = Hwprobes[2].value;
254-
__riscv_cpu_model.mArchID = Hwprobes[3].value;
255-
__riscv_cpu_model.mImplID = Hwprobes[4].value;
253+
__riscv_cpu_model.mvendorid = Hwprobes[2].value;
254+
__riscv_cpu_model.marchid = Hwprobes[3].value;
255+
__riscv_cpu_model.mimpid = Hwprobes[4].value;
256256

257257
// Init standard extension
258258
// TODO: Maybe Extension implied generate from tablegen?

0 commit comments

Comments
 (0)