Skip to content

Commit 1b6f40f

Browse files
committed
still fall back to sdag if opcode is not add, sub, and , or, xor for scalable vectors
1 parent ce77aea commit 1b6f40f

File tree

1 file changed

+3
-0
lines changed

1 file changed

+3
-0
lines changed

llvm/lib/Target/RISCV/RISCVISelLowering.cpp

Lines changed: 3 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -19882,6 +19882,9 @@ bool RISCVTargetLowering::fallBackToDAGISel(const Instruction &Inst) const {
1988219882
Op == Instruction::And || Op == Instruction::Or || Op == Instruction::Xor)
1988319883
return false;
1988419884

19885+
if (Inst.getType()->isScalableTy())
19886+
return true;
19887+
1988519888
for (unsigned i = 0; i < Inst.getNumOperands(); ++i)
1988619889
if (Inst.getOperand(i)->getType()->isScalableTy() &&
1988719890
!isa<ReturnInst>(&Inst))

0 commit comments

Comments
 (0)