Skip to content

Commit 166017c

Browse files
Add MachineVerifier test case
1 parent 7d1aace commit 166017c

File tree

1 file changed

+23
-0
lines changed

1 file changed

+23
-0
lines changed
Lines changed: 23 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,23 @@
1+
# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py UTC_ARGS: --version 3
2+
# RUN: llc -mtriple=riscv64 -o - -global-isel -run-pass=none -verify-machineinstrs %s | FileCheck %s
3+
# REQUIRES: riscv64-registered-target
4+
5+
---
6+
name: test_copy_fixed_to_scalable
7+
legalized: true
8+
regBankSelected: false
9+
selected: false
10+
tracksRegLiveness: true
11+
registers:
12+
- { id: 0, class: _, preferred-register: '' }
13+
liveins:
14+
body: |
15+
bb.0:
16+
liveins: $v8
17+
18+
; CHECK-LABEL: name: test_copy_fixed_to_scalable
19+
; CHECK: liveins: $v8
20+
; CHECK-NEXT: {{ $}}
21+
; CHECK-NEXT: [[COPY:%[0-9]+]]:_(<vscale x 1 x s8>) = COPY $v8
22+
%0:_(<vscale x 1 x s8>) = COPY $v8
23+
...

0 commit comments

Comments
 (0)