Skip to content

Commit e96bd43

Browse files
committed
Verilog: lowering for types
1 parent d3696d6 commit e96bd43

File tree

2 files changed

+10
-0
lines changed

2 files changed

+10
-0
lines changed

src/verilog/verilog_lowering.cpp

Lines changed: 8 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -361,3 +361,11 @@ exprt verilog_lowering(exprt expr)
361361

362362
UNREACHABLE;
363363
}
364+
365+
typet verilog_lowering(typet type)
366+
{
367+
if(type.id() == ID_verilog_signedbv || type.id() == ID_verilog_unsignedbv)
368+
return lower_to_aval_bval(type);
369+
else
370+
return type;
371+
}

src/verilog/verilog_lowering.h

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -10,7 +10,9 @@ Author: Daniel Kroening, [email protected]
1010
#define CPROVER_VERILOG_LOWERING_H
1111

1212
class exprt;
13+
class typet;
1314

1415
exprt verilog_lowering(exprt);
16+
typet verilog_lowering(typet);
1517

1618
#endif

0 commit comments

Comments
 (0)